

In-Circuit Serial ProgrammingTM (ICSPTM) Guide



All rights reserved. Copyright © 2000, Microchip Technology Incorporated, USA. Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights." The Microchip name and logo, PIC, PICmicro, PRO MATE, PICSTART, MPLAB, and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries.

In-Circuit Serial Programming and ICSP are trademarks and SQTP is a service mark of Microchip Technology Inc.

All other trademarks mentioned herein are property of their respective companies.



Table of Contents

PAGE

SECTION 1	INTRODUCTION	
In-Circ	uit Serial Programming™ (ICSP™) Guide	
SECTION 2	TECHNICAL BRIEFS	
How to	Implement ICSP™ Using PIC12C5XX OTP MCUs	2-1
How to	Implement ICSP™ Using PIC16CXXX OTP MCUs	
How to	Implement ICSP™ Using PIC17CXXX OTP MCUs	
How to	Implement ICSP™ Using PIC16F8X FLASH MCUs	2-21
SECTION 3	PROGRAMMING SPECIFICATIONS	
In-Circ	uit Serial Programming for PIC12C5XX OTP MCUs	
In-Circ	uit Serial Programming for PIC12C67X and PIC12CE67X OTP MCUs	
In-Circ	uit Serial Programming for PIC14000 OTP MCUs	
In-Circ	uit Serial Programming for PIC16C55X OTP MCUs	
In-Circ	uit Serial Programming for PIC16C6XX/7XX/9XX OTP MCUs	
In-Circ	uit Serial Programming for PIC17C7XX OTP MCUs	
	uit Serial Programming for PIC18CXXX OTP MCUs	
In-Circ	uit Serial Programming for PIC16F62X FLASH MCUs	
	uit Serial Programming for PIC16F8X FLASH MCUs	
	uit Serial Programming for PIC16F8XX FLASH MCUs	

SECTION 4 APPLICATION NOTES

In-Circuit Serial Programming[™] (ICSP[™]) of Calibration Parameters Using a PICmicro[®] Microcontroller4-1





SECTION 1 INTRODUCTION





INTRODUCTION

In-Circuit Serial ProgrammingTM (ICSPTM) Guide

WHAT IS IN-CIRCUIT SERIAL PROGRAMMING (ICSP)?

In-System Programming (ISP) is a technique where a programmable device is programmed after the device is placed in a circuit board.

In-Circuit Serial Programming (ICSP) is an enhanced ISP technique implemented in Microchip's PICmicro[®] One-Time-Programmable (OTP) and FLASH RISC microcontrollers (MCU). Use of only two I/O pins to serially input and output data makes ICSP easy to use and less intrusive on the normal operation of the MCU.

Because they can accommodate rapid code changes in a manufacturing line, PICmicro OTP and FLASH MCUs offer tremendous flexibility, reduce development time and manufacturing cycles, and improve time to market.

In-Circuit Serial Programming enhances the flexibility of the PICmicro even further.

This *In-Circuit Serial Programming Guide* is designed to show you how you can use ICSP to get an edge over your competition. Microchip has helped its customers implement ICSP using PICmicro MCUs since 1992. Contact your local Microchip sales representative today for more information on implementing ICSP in your product.

PICmicro MCUs MAKE IN-CIRCUIT SERIAL PROGRAMMING A CINCH

Unlike many other MCUs, most PICmicro MCUs offer a simple serial programming interface using only two I/O pins (plus power, ground and V_{PP}). Following very simple guidelines, these pins can be fully utilized as I/O pins during normal operation and programming pins during ICSP.

ICSP can be activated through a simple 5-pin connector and a standard PICmicro programmer supporting serial programming mode such as Microchip's PRO MATE[®] II.

No other MCU has a simpler and less intrusive Serial Programming Mode to facilitate your ICSP needs.

WHAT CAN I DO WITH IN-CIRCUIT SERIAL PROGRAMMING?

ICSP is truly an enabling technology that can be used in a variety of ways including:

Reduce Cost of Field Upgrades

The cost of upgrading a system's code can be dramatically reduced using ICSP. With very little effort and planning, a PICmicro OTP- or FLASH-based system can be designed to have code updates in the field.

For PICmicro FLASH devices, the entire code memory can be rewritten with new code. In PICmicro OTP devices, new code segments and parameter tables can be easily added in program memory areas left blank for update purpose. Often, only a portion of the code (such as a key algorithm) requires update.

Reduce Time to Market

In instances where one product is programmed with different customer codes, generic systems can be built and inventoried ahead of time. Based on actual mix of customer orders, the PICmicro MCU can be programmed using ICSP, then tested and shipped. The lead-time reduction and simplification of finished goods inventory are key benefits.

Calibrate Your System During Manufacturing

Many systems require calibration in the final stages of manufacturing and testing. Typically, calibration parameters are stored in Serial EEPROM devices. Using PICmicro MCUs, it is possible to save the additional system cost by programming the calibration parameters directly into the program memory.

Add Unique ID Code to Your System During Manufacturing

Many products require a unique ID number or a serial number. An example application would be a remote keyless entry device. Each transmitter has a unique "binary key" that makes it very easy to program in the access code at the very end of the manufacturing process and prior to final test.

Serial number, revision code, date code, manufacturer ID and a variety of other useful information can also be added to any product for traceability. Using ICSP, you can eliminate the need for DIP switches or jumpers.

In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc. SQTP is a service mark of Microchip Technology Inc.

In fact, this capability is so important to many of our customers that Microchip offers a factory programming service called Serialized Quick Turn Programming (SQTPSM), where each PICmicro MCU device is coded with up to 16 bytes of unique code.

Calibrate Your System in the Field

Calibration need not be done only in the factory. During installation of a system, ICSP can be used to further calibrate the system to actual operating environment.

In fact, recalibration can be easily done during periodic servicing and maintenance. In OTP parts, newer calibration data can be written to blank memory locations reserved for such use.

Customize and Configure Your System in the Field

Like calibration, customization need not done in the factory only. In many situations, customizing a product at installation time is very useful. A good example is home or car security systems where ID code, access code and other such information can be burned in after the actual configuration is determined. Additionally, you can save the cost of DIP switches and jumpers, which are traditionally used.

• Program Dice When Using Chip-On-Board (COB)

If you are using COB, Microchip offers a comprehensive die program. You can get dice that are preprogrammed, or you may want to program the die once the circuit board is assembled. Programming and testing in one single step in the manufacturing process is simpler and more cost effective.

PROGRAMMING TIME CONSIDERATIONS

Programming time can be significantly different between OTP and FLASH MCUs. OTP (EPROM) bytes typically program with pulses in the order of several hundred microseconds. FLASH, on the other hand, require several milliseconds or more per byte (or word) to program.

Figure 1 and Figure 2 below illustrate the programming time differences between OTP and FLASH MCUs. Figure 1 shows programming time in an ideal programmer or tester, where the only time spent is actually programming the device. This is only important to illustrate the minimum time required to program such devices, where the programmer or the tester is fully optimized.

Figure 2 is a more realistic programming time comparison, where the "overhead" time for programmer or a tester is built in. The programmer often requires 3 to 5 times the "theoretically" minimum programming time.

FIGURE 1: PROGRAMMING TIME FOR FLASH AND OTP MCUS (THEORETICAL MINIMUM TIMES)





FIGURE 2: PROGRAMMING TIME FOR FLASH AND OTP MCUS (TYPICAL PROGRAMMING TIMES ON A PROGRAMMER)



2: Microchip OTP programming times are based on PRO MATE II programmer.

Ramifications

The programming time differences between FLASH and OTP MCUs are not particular material for prototyping quantities. However, its impact can be significant in large volume production.

MICROCHIP PROVIDES A COMPLETE SOLUTION FOR ICSP

Products

Microchip offers the broadest line of ICSP-capable MCUs:

- PIC12C5XX OTP, 8-pin Family
- PIC12C67X OTP, 8-pin Family
- PIC12CE67X OTP, 8-pin Family
- PIC16C6XX OTP, Mid-Range Family
- PIC17C7XX OTP High-End Family
- PIC18CXXX OTP, High-End Family
- PIC16F62X FLASH, Mid-Range Family
- PIC16F8X FLASH, Mid-Range Family
- PIC6F8XX FLASH, Mid-Range Family

All together, Microchip currently offers over 40 MCUs capable of ICSP.

Development Tools

Microchip offers a comprehensive set of development tools for ICSP that allow system engineers to quickly prototype, make code changes and get designs out the door faster than ever before.

PRO MATE II Production Programmer – a production quality programmer designed to support the Serial Programming Mode in MCUs up to midvolume production. PRO MATE II runs under DOS in a Command Line Mode, Microsoft[®] Windows[®] 3.1, Windows[®] 95/98, and Windows NT[®]. PRO MATE II is also capable of Serialized Quick Turn ProgrammingSM (SQTPSM), where each device can be programmed with up to 16 bytes of unique code.

Microchip offers an ICSP kit that can be used with the Universal Microchip Device Programmer, PRO MATE II. Together these two tools allow you to implement ICSP with minimal effort and use the ICSP capability of Microchip's PICmicro MCUs.

Technical support

Microchip has been delivering ICSP capable MCUs since 1992. Many of our customers are using ICSP capability in full production. Our field and factory application engineers can help you implement ICSP in your product.

Introduction

NOTES:



SECTION 2 TECHNICAL BRIEFS

HOW TO IMPLEMENT ICSP™ USING PIC12C5XX OTP MCUS	2-1
HOW TO IMPLEMENT ICSP™ USING PIC16CXXX OTP MCUS	2-9
HOW TO IMPLEMENT ICSP™ USING PIC17CXXX OTP MCUS	2-15
HOW TO IMPLEMENT ICSP™ USING PIC16F8X FLASH MCUS	2-21





How to Implement ICSPTM Using PIC12C5XX OTP MCUs

Author: Thomas Schmidt Microchip Technology Inc.

INTRODUCTION

The technical brief describes how to implement in-circuit serial programming[™] (ICSP) using the PIC12C5XX OTP PICmicro[®] MCU.

ICSP is a simple way to manufacture your board with an unprogrammed PICmicro MCU and program the device just before shipping the product. Programming the PIC12C5XX MCU in-circuit has many advantages for developing and manufacturing your product.

- Reduces inventory of products with old firmware. With ICSP, the user can manufacture product without programming the PICmicro MCU. The PICmicro MCU will be programmed just before the product is shipped.
- ICSP in production. New software revisions or additional software modules can be programmed during production into the PIC12C5XX MCU.
- **ICSP in the field.** Even after your product has been sold, a service man can update your program with new program modules.
- One hardware with different software. ICSP allows the user to have one hardware, whereas the PIC12C5XX MCU can be programmed with different types of software.
- Last minute programming. Last minute programming can also facilitate quick turnarounds on custom orders for your products.

FIGURE 1: TYPICAL APPLICATION CIRCUIT


IN-CIRCUIT SERIAL PROGRAMMING

To implement ICSP into an application, the user needs to consider three main components of an ICSP system: Application Circuit, Programmer and Programming Environment.

Application Circuit

During the initial design phase of the application circuit, certain considerations have to be taken into account. Figure 1 shows and typical circuit that addresses the details to be considered during design. In order to implement ICSP on your application board you have to put the following issues into consideration:

- 1. Isolation of the GP3/MCLR/VPP pin from the rest of the circuit.
- 2. Isolation of pins GP1 and GP0 from the rest of the circuit.
- 3. Capacitance on each of the VDD, GP3/MCLR/ VPP, GP1, and GP0 pins.
- 4. Interface to the programmer.
- 5. Minimum and maximum operating voltage for VDD.



PICmicro, PRO MATE and PICSTART are registered trademarks of Microchip Technology Inc. In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc.

Isolation of the GP3/MCLR/VPP Pin from the Rest of the Circuit

PIC12C5XX devices have two ways of configuring the MCLR pin:

- MCLR can be connected either to an external RC circuit or
- MCLR is tied internally to VDD

When GP3/MCLR/VPP pin is connected to an external RC circuit, the pull-up resistor is tied to VDD, and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor.

Another point of consideration with the GP3/MCLR/VPP pin, is that when the PICmicro MCU is programmed, this pin is driven up to 13V and also to ground. Therefore, the application circuit must be isolated from the voltage coming from the programmer.

When MCLR is tied internally to VDD, the user has only to consider that up to 13V are present during programming of the GP3/MCLR/VPP pin. This might affect other components connected to that pin.

For more information about configuring the GP3/ MCLR/VPP internally to VDD, please refer to the PIC12C5XX data sheet (DS40139).

Isolation of Pins GP1 and GP0 from the Rest of the Circuit

Pins GP1 and GP0 are used by the PICmicro MCU for serial programming. GP1 is the clock line and GP0 is the data line.

GP1 is driven by the programmer. GP0 is a bidirectional pin that is driven by the programmer when programming and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating GP1 and GP0 from the rest of the circuit. This isolation circuit must account for GP1 being an input on the PICmicro MCU and for GP0 being bidirectional pin.

For example, PRO MATE[®] II has an output impedance of 1 k Ω . If the design permits, these pins should not be used by the application. This is not the case with most designs. As a designer, you must consider what type of circuitry is connected to GP1 and GP0 and then make a decision on how to isolate these pins.

Total Capacitance on VDD, GP3/MCLR/VPP, GP1, and GP0

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD, which helps to dampen noise and improve electromagnetic interference. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD.

Interface to the Programmer

Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit.

One solution is to use a driver board between the programmer and the application circuit. The driver board needs a separate power supply that is capable of driving the VPP, VDD, GP1, and GP0 pins with the correct ramp rates and also should provide enough current to power-up the application circuit.

The cable length between the programmer and the circuit is also an important factor for ICSP. If the cable between the programmer and the circuit is too long, signal reflections may occur. These reflections can momentarily cause up to twice the voltage at the end of the cable, that was sent from the programmer. This voltage can cause a latch-up. In this case, a termination resistor has to be used at the end of the signal line.

Minimum and Maximum Operating Voltage for VDD

The PIC12C5XX programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other point of consideration is that the device must be verified at minimum and maximum operation voltage of the circuit in order to ensure proper programming margin.

For example, a battery driven system may operate from three 1.5V cells giving an operating voltage range of 2.7V to 4.5V. The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved.

THE PROGRAMMER

PIC12C5XX MCUs only use serial programming and, therefore, all programmers supporting these devices will support the ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. It is recommended that you buffer the programming signals.

Another point of consideration for the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART[®] Plus only verifies at 5V and is for prototyping use only. The PIC12C5XX programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third-party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party development tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers.

PROGRAMMING ENVIRONMENT

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. A gang programmer should be chosen for programming multiple MCUs at one time. The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board.

A different method is the uses spring loaded test pins (often referred as pogo-pins). The application circuit has pads on the board for each of the programming signals. Then there is a movable fixture that has pogo pins in the same configuration as the pads on the board. The application circuit is moved into position and the fixture is moved such that the spring loaded test pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.


OTHER BENEFITS

ICSP provides several other benefits such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM.


Field Programming of PICmicro OTP MCUs

An OTP device is not normally capable of being reprogrammed, but the PICmicro MCU architecture gives you this flexibility provided the size of your firmware is less than half that of the desired device.

This method involves using jump tables for the reset and interrupt vectors. Example 1 shows the location of a main routine and the reset vector for the first time a device with 0.5K-words of program memory is programmed. Example 2 shows the location of a second main routine and its reset vector for the second time the same device is programmed. You will notice that the GOTO Main that was previously at location 0x0002 is replaced with an NOP. An NOP is a program memory location with all the bits programmed as 0s. When the reset vector is executed, it will execute an NOP and then a GOTO Main1 instruction to the new code.




EXAMPLE 2: LOCATION OF THE SECOND MAIN ROUTINE AND IT INTERRUPT VECTOR (AFTER SECOND PROGRAMMING)



Since the program memory of the PIC12C5XX devices is organized in 256 x 12 word pages, placement of such information as look-up tables and CALL instructions must be taken into account. For further information, please refer to application note *AN581*, *Implementing Long Calls* and application note *AN556*, *Implementing a Table Read*.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing in-circuit system programming solutions. Anyone can create a reliable in-circuit system programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.



APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC

NOTES:



How to Implement ICSPTM Using PIC16CXXX OTP MCUs

Author: Rodger Richey Microchip Technology Inc.

INTRODUCTION

In-Circuit Serial Programming[™] (ICSP) is a great way to reduce your inventory overhead and time-to-market for your product. By assembling your product with a blank Microchip microcontroller (MCU), you can stock one design. When an order has been placed, these units can be programmed with the latest revision of firmware, tested, and shipped in a very short time. This method also reduces scrapped inventory due to old firmware revisions. This type of manufacturing system can also facilitate quick turnarounds on custom orders for your product.

Most people would think to use ICSP with PICmicro[®] OTP MCUs only on an assembly line where the device is programmed once. However, there is a method by which an OTP device can be programmed several times depending on the size of the firmware. This method, explained later, provides a way to field upgrade your firmware in a way similar to EEPROM- or Flash-based devices.

HOW DOES ICSP WORK?

Now that ICSP appeals to you, what steps do you take to implement it in your application? There are three main components of an ICSP system: Application Circuit, Programmer and Programming Environment.

Application Circuit

The application circuit must be designed to allow all the programming signals to be directly connected to the PICmicro MCU. Figure 1 shows a typical circuit that is a starting point for when designing with ICSP. The application must compensate for the following issues:

- Isolation of the MCLR/V_{PP} pin from the rest of the circuit.
- Isolation of pins RB6 and RB7 from the rest of the circuit.
- Capacitance on each of the VDD, MCLR/V_{PP}, RB6, and RB7 pins.
- 4. Minimum and maximum operating voltage for VDD.
- 5. PICmicro Oscillator.
- 6. Interface to the programmer.

The $\overline{\text{MCLR}/V_{\text{PP}}}$ pin is normally connected to an RC circuit. The pull-up resistor is tied to VDD and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor. It is, therefore, recommended that the circuit in Figure 1 be used when an RC is connected to $\overline{\text{MCLR}/V_{\text{PP}}}$. The diode should be a Schottky-type device. Another issue with $\overline{\text{MCLR}/V_{\text{PP}}}$ is that when the PICmicro MCU device is programmed, this pin is driven to approximately 13V and also to ground. Therefore, the application circuit must be isolated from this voltage provided by the programmer.




FIGURE 1: TYPICAL APPLICATION CIRCUIT

Pins RB6 and RB7 are used by the PICmicro MCU for serial programming. RB6 is the clock line and RB7 is the data line. RB6 is driven by the programmer. RB7 is a bidirectional pin that is driven by the programmer when programming, and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating RB6 and RB7 from the rest of the circuit. This isolation circuit must account for RB6 being an input on the PICmicro MCU, and for RB7 being bidirectional (can be driven by both the PICmicro MCU and the programmer). For instance, PRO MATE® II has an output impedance of 1k34. If the design permits, these pins should not be used by the application. This is not the case with most applications so it is recommended that the designer evaluate whether these signals need to be buffered. As a designer, you must consider what type of circuitry is connected to RB6 and RB7 and then make a decision on how to isolate these pins. Figure 1 does not show any circuitry to isolate RB6 and RB7 on the application circuit because this is very application dependent.

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD which helps to dampen noise and ripple. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD. Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit. One solution is to use a driver board between the programmer and the application circuit. The driver board requires a separate power supply that is capable of driving the VPP and VDD pins with the correct rise rates and should also provide enough current to power the application circuit. RB6 and RB7 are not buffered on this schematic but may require buffering depending upon the application. A sample driver board schematic is shown in Appendix A.

Note: The driver board design MUST be tested in the user's application to determine the effects of the application circuit on the programming signals timing. Changes may be required if the application places a significant load on VDD, VPP, RB6 OR RB7.

The Microchip programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other issue is that the device must be verified at the minimum and maximum voltages at which the application circuit will be operating. For instance, a battery operated system may operate from three 1.5V cells giving an operating voltage range of 2.7V to 4.5V. The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved. This ensures the PICmicro MCU option over the voltage range of the system.

This final issue deals with the oscillator circuit on the application board. The voltage on MCLR/VPP must rise to the specified program mode entry voltage before the device executes any code. The crystal modes available on the PICmicro MCU are not affected by this issue because the Oscillator Start-up Timer waits for 1024 oscillations before any code is executed. However, RC oscillators do not require any startup time and, therefore, the Oscillator Startup Timer is not used. The programmer must drive MCLR/VPP to the program mode entry voltage before the RC oscillator toggles four times. If the RC oscillator toggles four or more times, the program counter will be incremented to some value X. Now when the device enters programming mode, the program counter will not be zero and the programmer will start programming your code at an offset of X. There are several alternatives that can compensate for a slow rise rate on MCLR/VPP. The first method would be to not populate the R, program the device, and then insert the R. The other method would be to have the programming interface drive the OSC1 pin of the PICmicro MCU to ground while programming. This will prevent any oscillations from occurring during programming.

Now all that is left is how to connect the application circuit to the programmer. This depends a lot on the programming environment and will be discussed in that section.

Programmer

The second consideration is the programmer. PIC16CXXX MCUs only use serial programming and therefore all programmers supporting these devices will support ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. Appendix A shows an example driver board. This driver schematic does not show any buffer circuitry for RB6 and RB7. It is recommended that an evaluation be performed to determine if buffering is required. Another issue with the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART[®] Plus only verifies at 5V and is for prototyping use only. The Microchip programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers. Some of the third party developers include Advanced Transdata Corporation, BP Microsystems, Data I/O, Emulation Technology and Logical Devices.

Programming Environment

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. You may want to choose a gang programmer to program multiple systems at a time.

The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. This programming cable must also be as short as possible and properly terminated and shielded, or the programming signals may be corrupted by ringing or noise.

Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board. A different method is the use of spring loaded test pins (commonly referred to as pogo pins). The application circuit has pads on the board for each of the programming signals. Then there is a fixture that has pogo pins in the same configuration as the pads on the board. The application circuit or fixture is moved into position such that the pogo pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.

Other Benefits

ICSP provides other benefits, such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM. For example, your system has a thermistor which can vary from one system to another. Storing some calibration information in a table format allows the microcontroller to compensate in software for external component tolerances. System cost can be reduced without affecting the required performance of the system by using software calibration techniques. But how does this relate to ICSP? The PICmicro MCU has already been programmed with firmware that performs a calibration cycle. The calibration data is transferred to a calibration fixture. When all calibration data has been transferred, the fixture places the PICmicro MCU in programming mode and programs the PICmicro MCU with the calibration data. Application note AN656, In-Circuit Serial Programming of Calibration Parameters Using a PICmicro Microcontroller, shows exactly how to implement this type of calibration data programming.

The other benefit of ICSP is serialization. Each individual system can be programmed with a unique or random serial number. One such application of a unique serial number would be for security systems. A typical system might use DIP switches to set the serial number. Instead, this number can be burned into program memory, thus reducing the overall system cost and lowering the risk of tampering.

Field Programming of PICmicro OTP MCUs

An OTP device is not normally capable of being reprogrammed, but the PICmicro MCU architecture gives you this flexibility provided the size of your firmware is at least half that of the desired device and the device is not code protected. If your target device does not have enough program memory, Microchip provides a wide spectrum of devices from 0.5K to 8K program memory with the same set of peripheral features that will help meet the criteria.

The PIC16CXXX microcontrollers have two vectors, reset and interrupt, at locations 0x0000 and 0x0004. When the PICmicro MCU encounters a reset or interrupt condition, the code located at one of these two locations in program memory is executed. The first listing of Example 1 shows the code that is first programmed into the PICmicro MCU. The second listing of Example 1 shows the code that is programmed into the PICmicro MCU.

EXAMPLE 1: PROGRAMMING CYCLE LISTING FILES

First Program Cycle

Second Program Cycle

Proq	Opcode	Assembly	Prog	Opcode	Assembly
Mem	-	Instruction			-
0000	2808	goto Main ;Main loop			
0001	3FFF	<blank> ;at 0x0008</blank>	0001	2860	goto Main ;Main now
0002	3FFF	<blank></blank>	0002	3FFF	<blank> ;at 0x0060</blank>
0003	3FFF	<blank></blank>	0003	3FFF	<blank></blank>
0004	2848	goto ISR ;ISR at	0004	0000	nop
0005	3FFF	<blank> ;0x0048</blank>		28A8	goto ISR ;ISR now at
0006	3FFF	<blank></blank>	0006	3FFF	<blank> ;0x00A8</blank>
0007	3FFF	<blank></blank>	0007	3FFF	<blank></blank>
0008	1683	bsf STATUS, RP0		0008	1683 bsf STATUS, RP0
0009	3007	movlw 0x07	0009	3007	movlw 0x07
A000	009F	movwf ADCON1	A000	009F	movwf ADCON1
0048	1C0C	btfss PIR1,RBIF	T.		1COC btfss PIR1,RBIF
0049	284E	goto EndISR	0049	284E	goto EndISR
004A	1806	btfsc PORTB,0	004A	1806	btfsc PORTB,0
			j .		
			j .		
0060	3FFF	<blank></blank>	0060	1683	bsf STATUS, RP0
0061	3FFF	<blank></blank>	0061	3005	movlw 0x05
0062	3FFF	<blank></blank>	0062	009F	movwf ADCON1
			j .		
			ί.		
			j.		
00A8	3FFF	<blank></blank>	00A8	1C0C	btfss PIR1,RBIF
00A9	3FFF	<blank></blank>	00A9	28AE	goto EndISR
00AA	3FFF	<blank></blank>			btfsc PORTB,0
			ί.		
			j .		

The example shows that to program the PICmicro MCU a second time the memory location 0x0000, originally goto Main (0x2808), is reprogrammed to all 0's which happens to be a nop instruction. This location cannot be reprogrammed to the new opcode (0x2860) because the bits that are 0's cannot be reprogrammed to 1's, only bits that are 1's can be reprogrammed to 0's. The next memory location 0x0001 was originally blank (all 1's) and now becomes a goto Main (0x2860). When a reset condition occurs, the PICmicro MCU executes the instruction at location 0x0000 which is the nop, a completely benign instruction, and then executes the goto Main to start the execution of code. The example also shows that all program memory locations after 0x005A are blank in the original program so that the second time the PICmicro MCU is programmed, the revised code can be programmed at these locations. The same descriptions can be given for the interrupt vector at location 0x0004.

This method changes slightly for PICmicro MCUs with >2K words of program memory. Each of the goto Main and goto ISR instructions are replaced by the following code segments due to paging on devices with >2K words of program memory.


movlw	<page></page>	movlw	<page></page>
movwf	PCLATH	movwf	PCLATH
goto	Main	goto	ISR

Now your one time programmable PICmicro MCU is exhibiting more EEPROM- or Flash-like qualities.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing ICSP solutions. Anyone can create a reliable ICSP programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.

APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC





How to Implement ICSPTM Using PIC17CXXX OTP MCUs

Author: Stan D'Souza Microchip Technology Inc.

INTRODUCTION

PIC17CXXX microcontroller (MCU) devices can be serially programmed using an RS-232 or equivalent serial interface. As shown in Figure 2, using just three pins, the PIC17CXXX can be connected to an external interface and programmed. In-Circuit Serial Programming (ICSP[™]) allows for a greater flexibility in an application as well as a faster time to market for the user's product.

This technical brief will demonstrate the practical aspects associated with ICSP using the PIC17CXXX. It will also demonstrate some key capabilities of OTP devices when used in conjunction with ICSP.

Implementation

The PIC17CXXX devices have special instructions, which enables the user to program and read the PIC17CXXX's program memory. The instructions are TABLWT and TLWT which implement the program memory write operation and TABLRD and TLRD which perform the program memory read operation. For more details, please check the *In-Circuit Serial Programming for PIC17CXXX OTP Microcontrollers Specification* (DS30273), PIC17C4X data sheet (DS30412) and PIC17C75X data sheet (DS30264).

When doing ICSP, the PIC17CXXX runs a boot code, which configures the USART port and receives data serially through the RX line. This data is then programmed at the address specified in the serial data string. A high voltage (about 13V) is required for the EPROM cell to get programmed, and this is usually supplied by the programming header as shown in Figure 2 and Figure 3. The PIC17CXXX's boot code enables and disables the high voltage line using a dedicated I/O line.

FIGURE 2: PIC17CXXX IN-CIRCUIT SERIAL PROGRAMMING USING TABLE WRITE INSTRUCTIONS





FIGURE 3: PIC17CXXX IN-CIRCUIT SERIAL PROGRAMMING SCHEMATIC



ICSP Boot Code

The boot code is normally programmed, into the PIC17CXXX device using a PRO MATE[®] or PICSTART[®] Plus or any third party programmer. As depicted in the flowchart in Figure 5, on power-up, or a reset, the program execution always vectors to the boot code. The boot code is normally located at the bottom of the program memory space e.g. 0x700 for a PIC17C42A (Figure 4).


Several methods could be used to reset the PIC17CXXX when the ICSP header is connected to the system board. The simplest method, as shown in Figure 3, is to derive the system 5V, from the 13V supplied by the ICSP header. It is quite common in manufacturing lines, to have system boards programmed with only the boot code ready and available for testing, calibration or final programming. The ICSP header would thus supply the 13V to the system and this 13V would then be stepped down to supply the 5V required to power the system. Please note that the 13V supply should have enough drive capability to supply power to the system as well as maintain the programming voltage of 13V.

The first action of the boot code (as shown in flowchart Figure 5) is to configure the USART to a known baud rate and transmit a request sequence to the ICSP host system. The host immediately responds with an acknowledgment of this request. The boot code then gets ready to receive ICSP data. The host starts sending the data and address byte sequences to the PIC17CXXX. On receiving the address and data information, the 16-bit address is loaded into the TBLPTR registers and the 16-bit data is loaded into the TABLAT registers. The RA2 pin is driven low to enable 13V at MCLR. The PIC17CXXX device then executes a table write instruction. This instruction in turn causes a long write operation, which disables further code execution. Code execution is resumed when an internal


interrupt occurs. This delay ensures that the programming pulse width of 1 ms (max.) is met. Once a location is written, RA2 is driven high to disable further writes and a verify operation is done using the Table read instruction. If the result is good, an acknowledge is sent to the host. This process is repeated till all desired locations are programmed.

In normal operation, when the ICSP header is not connected, the boot code would still execute and the PIC17CXXX would send out a request to the host. However it would not get a response from the host, so it would abort the boot code and start normal code execution.

FIGURE 4: BOOT CODE EXAMPLE FOR PIC17C42A







USING THE ICSP FEATURE ON PIC17CXXX OTP DEVICES

The ICSP feature is a very powerful tool when used in conjunction with OTP devices.

Saving Calibration Information Using ICSP

One key use of ICSP is to store calibration constants or parameters in program memory. It is quite common to interface a PIC17CXXX device to a sensor. Accurate, pre-calibrated sensors can be used, but they are more expensive and have long lead times. Uncalibrated sensors on the other hand are inexpensive and readily available. The only caveat is that these sensors have to be calibrated in the application. Once the calibration constants have been determined, they would be unique to a given system, so they have to be saved in program memory. These calibration parameters/constants can then be retrieved later during program execution and used to improve the accuracy of low cost un-calibrated sensors. ICSP thus offers a cost reduction path for the end user in the application.

Saving Field Calibration Information Using ICSP

Sensors typically tend to drift and lose calibration over time and usage. One expensive solution would be to replace the sensor with a new one. A more cost effective solution however, is to re-calibrated the system and save the new calibration parameter/constants into the PIC17CXXX devices using ICSP. The user program however has to take into account certain issues:

- 1. Un-programmed or blank locations have to be reserved at each calibration constant location in order to save new calibration parameters/constants.
- The old calibration parameters/constants are all programmed to 0, so the user program will have to be "intelligent" and differentiate between blank (0xFFFF), zero (0x0000), and programmed locations.

Figure 6 shows how this can be achieved.

Programming Unique Serial Numbers Using ICSP

There are applications where each system needs to have a unique and sometimes random serial number. Example: security devices. One common solution is to have a set of DIP switches which are then set to a unique value during final test. A more cost effective solution however would be to program unique serial numbers into the device using ICSP. The user application can thus eliminate the need for DIP switches and subsequently reduce the cost of the system.




FIGURE 6: FIELD CALIBRATION USING ICSP

Code Updates in the Field Using ICSP

With fast time to market it is not uncommon to see application programs which need to be updated or corrected for either enhancements or minor errors/bugs. If ROM parts were used, updates would be impossible and the product would either become outdated or recalled from the field. A more cost effective solution is to use OTP devices with ICSP and program them in the field with the new updates. Figure 7 shows an example where the user has allowed for one field update to his program.

Here are some of the issues which need to be addressed:

- 1. The user has to reserve sufficient blank memory to fit his updated code.
- 2. At least one blank location needs to be saved at the reset vector as well as for all the interrupts.
- 3. Program all the old "goto" locations (located at the reset vector and the interrupts vectors) to 0 so that these instructions execute as NOPs.
- 4. Program new "goto" locations (at the reset vector and the interrupt vectors) just below the old "goto" locations.
- 5. Finally, program the new updated code in the blank memory space.

CONCLUSION

ICSP is a very powerful feature available on the PIC17CXXX devices. It offers tremendous design flexibility to the end user in terms of saving calibration constants and updating code in final production as well as in the field, thus helping the user design a low-cost and fast time-to-market product.




FIGURE 7: CODE UPDATES USING ICSP

NOTES:



How to Implement ICSPTM Using PIC16F8X FLASH MCUs

Author: Rodger Richey Microchip Technology Inc.

INTRODUCTION

In-Circuit Serial Programming™ (ICSP) with PICmicro[®] FLASH microcontrollers (MCU) is not only a great way to reduce your inventory overhead and timeto-market for your product, but also to easily provide field upgrades of firmware. By assembling your product with a Microchip FLASH-based MCU, you can stock the shelf with one system. When an order has been placed, these units can be programmed with the latest revision of firmware, tested, and shipped in a very short time. This type of manufacturing system can also facilitate quick turnarounds on custom orders for your product. You don't have to worry about scrapped inventory because of the FLASH-based program memory. This gives you the advantage of upgrading the firmware at any time to fix those "features" that pop up from time to time.

HOW DOES ICSP WORK?

Now that ICSP appeals to you, what steps do you take to implement it in your application? There are three main components of an ICSP system.

These are the: Application Circuit, Programmer and Programming Environment.


FIGURE 1: TYPICAL APPLICATION CIRCUIT

Application Circuit

The application circuit must be designed to allow all the programming signals to be directly connected to the PICmicro MCUs. Figure 1 shows a typical circuit that is a starting point for when designing with ICSP. The application must compensate for the following issues:

- 1. Isolation of the MCLR/VPP pin from the rest of the circuit.
- Isolation of pins RB6 and RB7 from the rest of the circuit.
- 3. Capacitance on each of the VDD, MCLR/VPP, RB6, and RB7 pins.
- 4. Minimum and maximum operating voltage for $V_{\text{DD}}.$
- 5. PICmicro Oscillator.
- 6. Interface to the programmer.

The MCLR/VPP pin is normally connected to an RC circuit. The pull-up resistor is tied to VDD and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor. It is, therefore, recommended that the circuit in Figure 1 be used when an RC is connected to MCLR/VPP. The diode should be a Schottky-type device. Another issue with MCLR/VPP is that when the PICmicro MCU device is programmed, this pin is driven to approximately 13V and also to ground. Therefore, the application circuit must be isolated from this voltage provided by the programmer.



PICmicro, PRO MATE, and PICSTART are registered trademarks of Microchip Technology Inc. In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc.

Pins RB6 and RB7 are used by the PICmicro MCU for serial programming. RB6 is the clock line and RB7 is the data line. RB6 is driven by the programmer. RB7 is a bidirectional pin that is driven by the programmer when programming, and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating RB6 and RB7 from the rest of the circuit. This isolation circuit must account for RB6 being an input on the PICmicro MCU and for RB7 being bidirectional (can be driven by both the PICmicro MCU and the programmer). For instance, PRO MATE® II has an output impedance of 1k3/4. If the design permits, these pins should not be used by the application. This is not the case with most applications so it is recommended that the designer evaluate whether these signals need to be buffered. As a designer, you must consider what type of circuitry is connected to RB6 and RB7 and then make a decision on how to isolate these pins. Figure 1 does not show any circuitry to isolate RB6 and RB7 on the application circuit because this is very application dependent.

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD which helps to dampen noise and ripple. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD. Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit. One solution is to use a driver board between the programmer and the application circuit. The driver board requires a separate power supply that is capable of driving the VPP and VDD pins with the correct rise rates and should also provide enough current to power the application circuit. RB6 and RB7 are not buffered on this schematic but may require buffering depending upon the application. A sample driver board schematic is shown in Appendix A.

Note: The driver board design MUST be tested in the user's application to determine the effects of the application circuit on the programming signals timing. Changes may be required if the application places a significant load on Vdd, VPP, RB6 or RB7.

The Microchip programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other issue is that the device must be verified at the minimum and maximum voltages at which the application circuit will be operating. For instance, a battery operated system may operate from three 1.5V cells giving an operating voltage range of 2.7V to 4.5V. The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved. This ensures the PICmicro MCU option over the voltage range of the system.

This final issue deals with the oscillator circuit on the application board. The voltage on MCLR/VPP must rise to the specified program mode entry voltage before the device executes any code. The crystal modes available on the PICmicro MCU are not affected by this issue because the Oscillator Start-up Timer waits for 1024 oscillations before any code is executed. However, RC oscillators do not require any startup time and, therefore, the Oscillator Startup Timer is not used. The programmer must drive MCLR/VPP to the program mode entry voltage before the RC oscillator toggles four times. If the RC oscillator toggles four or more times, the program counter will be incremented to some value X. Now when the device enters programming mode, the program counter will not be zero and the programmer will start programming your code at an offset of X. There are several alternatives that can compensate for a slow rise rate on MCLR/VPP. The first method would be to not populate the R, program the device, and then insert the R. The other method would be to have the programming interface drive the OSC1 pin of the PICmicro MCU to ground while programming. This will prevent any oscillations from occurring during programming.

Now all that is left is how to connect the application circuit to the programmer. This depends a lot on the programming environment and will be discussed in that section.

Programmer

The second consideration is the programmer. PIC16F8X MCUs only use serial programming and therefore all programmers supporting these devices will support ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. Appendix A shows an example driver board. This driver schematic does not show any buffer circuitry for RB6 and RB7. It is recommended that an evaluation be performed to determine if buffering is required. Another issue with the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART[®] Plus only verifies at 5V and is for prototyping use only. The Microchip programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers. Some of the third party developers include Advanced Transdata Corporation, BP Microsystems, Data I/O, Emulation Technology and Logical Devices.

Programming Environment

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. You may want to choose a gang programmer to program multiple systems at a time.

The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. This programming cable must also be as short as possible and properly terminated and shielded or the programming signals may be corrupted by ringing or noise.

Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board. A different method is the use of spring loaded test pins (commonly referred to as pogo pins). The application circuit has pads on the board for each of the programming signals. Then there is a fixture that has pogo pins in the same configuration as the pads on the board. The application circuit or fixture is moved into position such that the pogo pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.

Other Benefits

ICSP provides other benefits, such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM. For example, your system has a thermistor which can vary from one system to another. Storing some calibration information in a table format allows the microcontroller to compensate in software for external component tolerances. System cost can be reduced without affecting the required performance of the system by using software calibration techniques. But how does this relate to ICSP? The PICmicro MCU has already been programmed with firmware that performs a calibration cycle. The calibration data is transferred to a calibration fixture. When all calibration data has been transferred, the fixture places the PICmicro MCU in programming mode and programs the PICmicro MCU with the calibration data. Application note AN656, In-Circuit Serial Programming of Calibration Parameters Using a PICmicro Microcontroller, shows exactly how to implement this type of calibration data programming.

The other benefit of ICSP is serialization. Each individual system can be programmed with a unique or random serial number. One such application of a unique serial number would be for security systems. A typical system might use DIP switches to set the serial number. Instead, this number can be burned into program memory thus reducing the overall system cost and lowering the risk of tampering.


Field Programming of FLASH PICmicro MCUs

With the ISP interface circuitry already in place, these FLASH-based PICmicro MCUs can be easily reprogrammed in the field. These FLASH devices allow you to reprogram them even if they are code protected. A portable ISP programming station might consist of a laptop computer and programmer. The technician plugs the ISP interface cable into the application circuit and downloads the new firmware into the PICmicro MCU. The next thing you know the system is up and running without those annoying "bugs". Another instance would be that you want to add an additional feature to your system. All of your current inventory can be converted to the new firmware and field upgrades can be performed to bring your installed base of systems up to the latest revision of firmware.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing ICSP solutions. Anyone can create a reliable ICSP programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.

APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC





SECTION 3 PROGRAMMING SPECIFICATIONS

IN-CIRCUIT SERIAL PROGRAMMING FOR PIC12C5XX OTP MCUs	3-1
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC12C67X AND PIC12CE67X OTP MCUs	3-15
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC14000 OTP MCUs	3-27
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16C55X OTP MCUs	3-39
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16C6XX/7XX/9XX OTP MCUsS	3-51
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC17C7XX OTP MCUs	3-71
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC18CXXX OTP MCUs	3-97
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16F62X FLASH MCUs	3-135
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16F8X FLASH MCUs	3-149
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16F8XX FLASH MCUs	3-165





PIC12C5XX

In-Circuit Serial Programming for PIC12C5XX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC12C508 PIC12C508A PIC12CE518
- PIC12C509 PIC12C509A PIC12CE519

1.0 PROGRAMMING THE PIC12C5XX

The PIC12C5XX can be programmed using a serial method. Due to this serial programming, the PIC12C5XX can be programmed while in the user's system increasing design flexibility. This programming specification applies to PIC12C5XX devices in all packages.


1.1 Hardware Requirements

The PIC12C5XX requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 <u>Programming Mode</u>

The programming mode for the PIC12C5XX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC12C5XX.

Pin Diagram



2.0 PROGRAM MODE ENTRY

The program/verify test mode is entered by holding pins DB0 and DB1 low while raising $\overline{\text{MCLR}}$ pin from VIL to VIHH. Once in this test mode the user program memory and the test program memory can be accessed and programmed in a serial fashion. The first selected memory location is the fuses. **GP0 and GP1 are Schmitt trigger inputs in this mode**.

Incrementing the PC once (using the increment address command) selects location 0x000 of the regular program memory. Afterwards all other memory locations from 0x001-01FF (PIC12C508/CE518), 0x001-03FF (PIC12C509/CE519) can be addressed by incrementing the PC.

If the program counter has reached the last user program location and is incremented again, the on-chip special EPROM area will be addressed. (See Figure 2-2 to determine where the special EPROM area is located for the various PIC12C5XX devices).

2.1 Programming Method

The programming technique is described in the following section. It is designed to guarantee good programming margins. It does, however, require a variable power supply for Vcc.

2.1.1 PROGRAMMING METHOD DETAILS

Essentially, this technique includes the following steps:

- 1. Perform blank check at VDD = VDDmin. Report failure. The device may not be properly erased.
- Program location with pulses and verify after each pulse at VDD = VDDP: where VDDP = VDD range required during programming (4.5V - 5.5V).
- a) Programming condition:
 - VPP = 13.0V to 13.25V
 - VDD = VDDP = 4.5V to 5.5V

VPP must be \geq VDD + 7.25V to keep "programming mode" active.

b) Verify condition:

VDD = VDDP

 $VPP \ge VDD + 7.5V$ but not to exceed 13.25V

If location fails to program after "N" pulses, (suggested maximum program pulses of 8) then report error as a programming failure.

Note:	Device must be verified at minimum and	
	maximum specified operating voltages as	
	specified in the data sheet.	

- 3. Once location passes "Step 2", apply 11X over programming, i.e., apply 11 times the number of pulses that were required to program the location. This will guarantee a solid programming margin. The over programming should be made "software programmable" for easy updates.
- 4. Program all locations.

- 5. Verify all locations (using speed verify mode) at VDD = VDDmin
- 6. Verify all locations at VDD = VDDmax

VDDmin is the minimum operating voltage spec. for the part. VDDmax is the maximum operating voltage spec. for the part.

2.1.2 SYSTEM REQUIREMENTS

Clearly, to implement this technique, the most stringent requirements will be that of the power supplies:

VPP: VPP can be a fixed 13.0V to 13.25V supply. It must not exceed 14.0V to avoid damage to the pin and should be current limited to approximately 100mA.

VDD: 2.0V to 6.5V with 0.25V granularity. Since this method calls for verification at different VDD values, a programmable VDD power supply is needed.

Current Requirement: 40mA maximum

Microchip may release devices in the future with different VDD ranges which make it necessary to have a programmable VDD.

It is important to verify an EPROM at the voltages specified in this method to remain consistent with Microchip's test screening. For example, a PIC12C5XX specified for 4.5V to 5.5V should be tested for proper programming from 4.5V to 5.5V.

Note: Any programmer not meeting the programmable VDD requirement and the verify at VDDmax and VDDmin requirement may only be classified as "prototype" or "development" programmer but not a production programmer.

2.1.3 SOFTWARE REQUIREMENTS

Certain parameters should be programmable (and therefore easily modified) for easy upgrade.

- a) Pulse width
- b) Maximum number of pulses, present limit 8.
- c) Number of over-programming pulses: should be = $(A \cdot N) + B$, where N = number of pulses required in regular programming. In our current algorithm A = 11, B = 0.

2.2 Programming Pulse Width


Program Memory Cells: When programming one word of EPROM, a programming pulse width (TPW) of 100µs is recommended.

The maximum number of programming attempts should be limited to 8 per word.


After the first successful verify, the same location should be over-programmed with 11X over-programming.

Configuration Word: The configuration word for oscillator selection, WDT (watchdog timer) disable and code protection, and MCLR enable, requires a programming pulse width (TPWF) of 10ms. A series of 100μ s pulses is preferred over a single 10ms pulse.

FIGURE 2-1: PROGRAMMING METHOD FLOWCHART



PIC12C5XX



2.3 Special Memory Locations

The highest address of program memory space is reserved for the internal RC oscillator calibration value. This location should not be overwritten except when this location is blank, and it should be verified, when programmed, that it is a MOVLW XX instruction.

The ID Locations area is only enabled if the device is in programming/verify mode. Thus, in normal operation mode only the memory location 0x000 to 0xNNN will be accessed and the Program Counter will just roll over from address 0xNNN to 0x000 when incremented.

The configuration word can only be accessed immediately after MCLR going from VIL to VHH. The Program Counter will be set to all '1's upon MCLR = VIL. Thus, it has the value "0xFFF" when accessing the configuration EPROM. Incrementing the Program Counter once causes the Program Counter to roll over to all '0's. Incrementing the Program Counter 4K times after reset (MCLR = VIL) does not allow access to the configuration EPROM.

2.3.1 CUSTOMER ID CODE LOCATIONS

Per definition, the first four words (address TTT to TTT + 3) are reserved for customer use. It is recommended that the customer use only the four lower order bits (bits 0 through 3) of each word and filling the eight higher order bits with '0's.

A user may want to store an identification code (ID) in the ID locations and still be able to read this code after the code protection bit was programmed.

EXAMPLE 2-1: CUSTOMER CODE 0xD1E2

The Customer ID code "0xD1E2" should be stored in the ID locations 0x200-0x203 like this (PIC12C508/ 508A/CE518):

200:	0000	0000	1101
201:	0000	0000	0001
202:	0000	0000	1110
203:	0000	0000	0010

Reading these four memory locations, even with the code protection bit programmed would still output on GP0 the bit sequence "1101", "0001", "1110", "0010" which is "0xD1E2".

Note:	All other locations in PICmicro [®] MCU con-			
	figuration memory a	are reserved and		
	should not be programmed.			

2.4 Program/Verify Mode

The program/verify mode is entered by holding pins GP1 and GP0 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial. GP0 and GP1 are Schmitt Trigger inputs in this mode.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the MCLR pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

Note: The MCLR pin should be raised from VIL to VIHH within 9 ms of VDD rise. This is to ensure that the device does not have the PC incremented while in valid operation range.

2.4.1 PROGRAM/VERIFY OPERATION

The GP1 pin is used as a clock input pin, and the GP0 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (GP1) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin GP0 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin GP0 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1 µs delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are listed in Table .

Command		Ма	pping	(MSB	LSE	3)	Data
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The clock must be disabled during in-circuit programming.

2.4.1.1 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. Because this is a 12 bit core, the two msb's of the data word are ignored. A timing diagram for the load data command is shown in Figure 5-1.

2.4.1.2 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The GP0 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. Because this is a 12-bit core, the two MSB's of the data are unused and read as '0'. A timing diagram of this command is shown in Figure 5-2.

2.4.1.3 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.4.1.4 BEGIN PROGRAMMING

A load data command must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100μ s programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.4.1.5 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.5 <u>Programming Algorithm Requires</u> Variable VDD

The PIC12C5XX uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDD min. = minimum operating VDD spec for the part.

VDDmax = maximum operating VDD spec for the part.


Programmers must verify the PIC12C5XX at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC12C5XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC12C5XX family members have several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD BIT MAP



4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP bit of the configuration word.

In PIC12C5XX, it is still possible to program and read locations 0x000 through 0x03F, after code protection. Once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected

segments, including ID locations and configuration word, read normally. These locations can be programmed.

Once code protection is enabled, all code protected locations read 0's. All unprotected segments, including the internal oscillator calibration value, ID, and configuration word read as normal.

4.1 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1:CODE PROTECTION

PIC12C508

To code protect:

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x40:0x1FF]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled
ID Locations (0x200 : 0x203)	Read Enabled, Write Enabled	Read Enabled, Write Enabled

PIC12C508A

To code protect:

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x00:0x3F]	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x40:0x1FE]	Read disabled (all 0's), Write Disabled	Read enabled, Write Enabled
0x1FF Oscillator Calibration Value	Read enabled, Write Enabled	Read enabled, Write Enabled
ID Locations (0x200 : 0x203)	Read enabled, Write Enabled	Read enabled, Write Enabled

PIC12C509

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXXX))

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x00:0x3F]	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x40:0x3FF]	Read disabled (all 0's), Write Disabled	Read enabled, Write Enabled
ID Locations (0x400 : 0x403)	Read enabled, Write Enabled	Read enabled, Write Enabled

PIC12C509A

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXX))

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x00:0x3F]	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x40:0x3FE]	Read disabled (all 0's), Write Disabled	Read enabled, Write Enabled
0x3FF Oscillator Calibration Value	Read enabled, Write Enabled	Read enabled, Write Enabled
ID Locations (0x400 : 0x403)	Read enabled, Write Enabled	Read enabled, Write Enabled

PIC12CE518

To code protect:

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x00:0x3F]	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x40:0x1FE]	Read disabled (all 0's), Write Disabled	Read enabled, Write Enabled
0x1FF Oscillator Calibration Value	Read enabled, Write Enabled	Read enabled, Write Enabled
ID Locations (0x200 : 0x203)	Read enabled, Write Enabled	Read enabled, Write Enabled

PIC12CE519

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXX))

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x00:0x3F]	Read enabled, Write Enabled	Read enabled, Write Enabled
[0x40:0x3FF]	Read disabled (all 0's), Write Disabled	Read enabled, Write Enabled
ID Locations (0x400 : 0x403)	Read enabled, Write Enabled	Read enabled, Write Enabled

4.2 <u>Checksum</u>

4.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC12C5XX memory locations and adding up the opcodes up to the maximum user addressable location, (not including the last location which is reserved for the oscillator calibration value) e.g., 0x1FE for the PIC12C508/CE518. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC12C5XX family is shown in Table 4-2.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum. The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

The oscillator calibration value location is not used in the above checksums.

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and max address
PIC12C508	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12C508A	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12C509	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
PIC12C509A	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
PIC12CE518	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12CE519	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163

TABLE 4-2: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions

Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (20°C recommended)Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.


Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
		General				•	
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	Iddp	Supply current (from VDD) during programming			20	mA	
PD3	Vddv	Supply voltage during verify	VDDmin		VDDmax	V	Note 1
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75		13.25	V	Note 2
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0		13.5		
PD6	IPP	Programming supply current (from VPP)			50	mA	
PD9	VIH1	(GP1, GP0) input high level	0.8 Vdd			V	Schmitt Trigger input
PD8	Vı∟1	(GP1, GP0) input low level	0.2 Vdd			V	Schmitt Trigger input

	Se	rial Program Verify				
P1	TR	MCLR/Vpp rise time (Vss to Vнн)		8.0	μs	
P2	Tf	MCLR Fall time		8.0	μs	
P3	Tset1	Data in setup time before clock \downarrow	100		ns	
P4	Thld1	Data in hold time after clock \downarrow	100		ns	
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0		μs	
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0		μs	
P7	Tdly3	Clock ↑ to date out valid (during read data)	200		ns	
P8	Thld0	Hold time after \overline{MCLR} \uparrow	2		μs	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.











FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



MICROCHIP PIC12C67X AND PIC12CE67X

In-Circuit Serial Programming for PIC12C67X and PIC12CE67X OTP MCUs

This document includes the programming specifications for the following devices:

- PIC12C671
- PIC12C672
- PIC12CE673
- PIC12CE674

1.0 PROGRAMMING THE PIC12C67X AND PIC12CE67X


The PIC12C67X and PIC12CE67X can be programmed using a serial method. In serial mode the PIC12C67X and PIC12CE67X can be programmed while in the users system. This allows for increased design flexibility.

1.1 Hardware Requirements

The PIC12C67X and PIC12CE67X requires two programmable power supplies, one for VDD (2.0V to 6.0V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC12C67X and PIC12CE67X allows programming of user program memory, special locations used for ID, and the configuration word for the PIC12C67X and PIC12CE67X.



2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC12C67X family.

TABLE 2-1:IMPLEMENTATION OF
PROGRAM MEMORY IN THE
PIC12C67X

Device	Program Memory Size
PIC12C671/ PIC12CE673	0x000 - 0x3FF (1K)
PIC12C672/ PIC12CE674	0x000 - 0x7FF (2K)

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000 or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

The last location of the program memory space holds the factory programmed oscillator calibration value. This location should not be programmed except when blank (a non-blank value should not cause the device to fail a blank check). If blank, the programmer should program it to a RETLW XX statement where "XX" is the calibration value.


In the configuration memory space, 0x2000-0x20FF are utilized. When in configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as the PC exceeds 0x2XFF (see Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003].

- **Note 1:** All other locations in PICmicro[®] MCU configuration memory are reserved and should not be programmed.
 - 2: Due to the secure nature of the on-board EEPROM memory in the PIC12CE673/674, it can be accessed only by the user program.

PIC12C67X and PIC12CE67X





2.2 Program/Verify Mode

The program/verify mode is entered by holding pins GP1 and GP0 low while raising MCLR pin from VIL to VIHH (high voltage). VDD is then raised from VIL to VIH.Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. GP1 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the MCLR pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

> Note 1:The MCLR pin must be raised from VIL to VIHH before VDD is applied. This is to ensure that the device does not have the PC incremented while in valid operation range.

> Note 2:Do not power GP2, GP4 or GP5 before VDD is applied.

2.2.1 PROGRAM/VERIFY OPERATION

The GP1 pin is used as a clock input pin, and the GP0 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (GP1) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin GP0 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1µs between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin GP0 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1us delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1µs is required between a command and a data word (or another command).

The commands that are available are listed in Table .


2.2.1.1 LOAD CONFIGURATION


After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).


TABLE 1-1: COMMAND MAPPING


Command		Maj	pping	(MSB	LSB	5)	Data
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

PIC12C67X and PIC12CE67X









2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The GP0 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100µs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> <u>Variable VDD</u>

The PIC12C67X and PIC12CE67X uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDD min. = minimum operating VDD spec for the part.

VDD max.= maximum operating VDD spec for the part.

Programmers must verify the PIC12C67X and PIC12CE67X at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC12C67X and PIC12CE67X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC12C67X and PIC12CE67X family members have several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to

select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD

	umbe		40	•	0	_		_							
13 CP1		11 CP1	10 CP0	9 CP1	8 CP0	7 MCLRE	6 CP1	5 CP0	4 PWRTE	3 WDTE	2 FOSC2	1 FOSC1	0 FOSC0	Register: Address	CONFIG 2007h
bit 13 bit 7: bit 4:		1 1 0 0 0 0 0 0 0 0 0 0 0 1	1 = Co 0 = 04 1 = 02 0 = 00 LRE: (= GP RTE: I = PW	ode pr 00h-0 00h-0 00h-0 3/MCI 3/MCI 3/MCI 70wer	rotectio)7FFh)7FFh)7FFh /ICLR IR pin LR pin /-up Ti sablec	imer Enat d	tected tected tected on sel is MC is digi	; ; ect LR tal I/O	, MCLR inte	ernally tie	ed to Vdd				
bit 3:		WD 1 0	= WD = WD	atchd T ena T disa	log Tir abled abled	mer Enabl									
bit 2-	0:	1 1 1 0 0 0	11 = E 10 = E 01 = II	EXTRO EXTRO NTRO NTRO NTRO NValid IS oso	C osci C oscill c oscill c oscill selec cillator	llator / GF lator / CLH lator / GP, tion r	KOUT 94 fund KOUT	funct ction c functi	ion on GP4/OS on GP4/OS on on GP4/ n GP4/OSC	C2/CLKO /OSC2/CI	UT pin LKOUT pi				
	3	: All	of the	CP1:	CP0 p	oairs have	to be	given	the same	value to e	enable the	code pro	tection sch	neme listed.	
	4		Fh is	alway	/s unc	•			12C672 an		is always I	uncode pi	rotected or	n the 12C67 [.]	I. This locatio

4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP0 & CP1 bits of the configuration word.

For PIC12C67X and PIC12CE67X devices, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID and configuration word locations, and calibration word location read normally and can be programmed.

4.1 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 1-2: CONFIGURATION WORD

PIC12C671, PIC12CE673

To code protect:

- • Protect all memory
 00
 0000
 X00X
 XXXX

 • Protect 0200h-07FFh
 01
 0101
 X01X
 XXXX
- No code protection 11 1111 X11X XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Unprotected memory segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
INTRC Calibration Word (0X3FF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC12C672, PIC12CE674

To code protect:

- • Protect all memory
 00
 0000
 X0XX

 • Protect 0200h-07FFh
 01
 0101
 X01X
 XXXX

 • Protect 0400h-07FFh
 10
 1010
 X10X
 XXXX
- No code protection 11 1111 X11X XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Unprotected memory segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
INTRC Calibration Word (0X7FF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

4.2 <u>Checksum</u>

4.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC12C67X and PIC12CE67X memory locations and adding the opcodes up to the maximum user addressable location, excluding the oscillator calibration location in the last address, e.g., 0x3FE for the PIC12C671/ CE673. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC12C67X and PIC12CE67X devices is shown in Table 4-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked

• Masked ID locations (when applicable)

The least significant 16 bits of this sum is the check-sum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Device	Code Protect	Checksum*	Blank Value	Ox25E6 at 0 and max address
PIC12C671	OFF	SUM[0x000:0x3FE] + CFGW & 0x3FFF	3B3F	070D
PIC12CE673	1/2	SUM[0x000:0x1FF] + CFGW & 0x3FFF + SUM_ID	4E5E	0013
	ALL	CFGW & 0x3FFF + SUM_ID	3B4E	071C
PIC12C672	OFF	SUM[0x000:0x7FE] + CFGW & 0x3FFF	373F	030D
PIC12CE674	1/2	SUM[0x000:0x3FF] + CFGW & 0x3FFF + SUM_ID	5D6E	0F23
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3FFF + SUM_ID	4A5E	FC13
	ALL	CFGW & 0x3FFF + SUM_ID	374E	031C

TABLE 4-1: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 1-3:AC/DC CHARACTERISTICSTIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (25°C is recommended)Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.


1 0	0	,					
Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
		General				•	
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming			20	mA	
PD3	Vddv	Supply voltage during verify	Vddmin		VDDmax	V	Note 1
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75		13.25	V	Note 2
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0		13.5		
PD6	IPP	Programming supply current (from VPP)			50	mA	
PD9	VIH1	(GP0, GP1) input high level	0.8 Vdd			V	Schmitt Trigger input
PD8	Vı∟1	(GP0, GP1) input low level	0.2 Vdd			V	Schmitt Trigger input

	Se	rial Program Verify				
P1	TR	MCLR/VPP rise time (VSS to VIHH) for test mode entry		8.0	μs	
P2	Tf	MCLR Fall time		8.0	μs	
P3	Tset1	Data in setup time before clock \downarrow	100		ns	
P4	Thld1	Data in hold time after clock \downarrow	100		ns	
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0		μs	
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0		μs	
P7	Tdly3	Clock ↑ to data out valid (during read data)	200		ns	
P8	Thld0	Hold time after VDD \uparrow	2		μs	
P9	TPPDP	Hold time after Vpp↑	5		μs	


Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.

PIC12C67X and PIC12CE67X












FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)



PIC14000

In-Circuit Serial Programming for PIC14000 OTP MCUs

This document includes the programming specifications for the following devices:

• PIC14000

1.0 PROGRAMMING THE PIC14000

The PIC14000 can be programmed using a serial method. In serial mode the PIC14000 can be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC14000 devices in all packages.


1.1 Hardware Requirements

The PIC14000 requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V).

1.2 Programming Mode

The programming mode for the PIC14000 allows programming of user program memory, configuration word, and calibration memory.

PIN DIAGRAM



2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The program and calibration memory space extends from 0x000 to 0xFFF (4096 words). Table 2-1 shows actual implementation of program memory in the PIC14000.

TABLE 2-1: IMPLEMENTATION OF PROGRAM AND CALIBRATION MEMORY IN THE PIC14000P

Area	Memory Space	Access to Memory
Program	0x000-0xFBF	PC<12:0>
Calibration	0xFC0 -0xFFF	PC<12:0>

When the PC reaches address 0xFFF, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

In the configuration memory space, 0x2000-0x20FF are utilized. When in configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as PC exceeds 0x2XFF (Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. All other locations are reserved and should not be programmed.

The ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 4.1.




FIGURE 2-1: PROGRAM MEMORY MAPPING

2.2 Program/Verify Mode

The program/verify mode is entered by holding pins RC6 and RC7 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RC6 and RC7 are both Schmitt Trigger inputs in this mode.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the MCLR pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

Note:	The MCLR pin should be raised as quickly						
	as possible from VIL to VIHH. This is to						
	ensure that the device does not have the						
	PC incremented while in valid operation						
	range.						

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RC6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RC7 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to **TABLE 2-1: COMMAND MAPPING** have a minimum delay of 1 μ s between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin RC7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1µs is required between a command and a data word (or another command).

The commands that are available are listed in Table .

2.2.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

Command		Maj	oping	(MSB .	Data		
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The CPU clock must be disabled during in-circuit programming (to avoid incrementing the PC).





FIGURE 2-2: PROGRAM FLOW CHART - PIC14000 PROGRAM MEMORY AND CALIBRATION





2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RC7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100µs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> <u>Variable VDD</u>

The PIC14000 uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDDmin = minimum operating VDD spec for the part.

VDDmax = maximum operating VDD spec for the part.


Programmers must verify the PIC14000 at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC14000 with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC14000 has several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD BIT MAP



4.0 CODE PROTECTION

The memory space in the PIC14000 is divided into two areas: program space (0-0xFBF) and calibration space (0xFC0-0xFFF).

For program space or user space, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID locations and configuration word, read normally. These locations can be programmed.

4.1 <u>Calibration Space</u>

The calibration space can contain factory-generated and programmed values. For non-JW devices, the CPC bits in the configuration word are set to '0' at the factory, and the calibration data values are write-protected; they may still be read out, but not programmed. JW devices contain the factory values, but DO NOT have the CPC bits set.

Microchip does not recommend setting code protect bits in windowed devices to '0'. Once code-protected, the device cannot be reprogrammed.

4.1.1 CALIBRATION SPACE CHECKSUM

The data in the calibration space has its own checksum. When properly programmed, the calibration memory will always checksum to 0x0000. When this checksum is 0x0000, and the checksum of memory [0x0000:0xFBF] is 0x2FBF, the part is effectively blank, and the programmer should indicate such.

If the CPC bits are set to '1', but the checksum of the calibration memory is 0x0000, the programmer should NOT program locations in the calibration memory space, even if requested to do so by the operator. This would be the case for a new JW device.

If the CPC bits are set to '1', and the checksum of the calibration memory is NOT 0x0000, the programmer is allowed to program the calibration space as directed by the operator.

The calibration space contains specially coded data values used for device parameter calibration. The programmer may wish to read these values and display them for the operator's convenience. For further information on these values and their coding, refer to AN621 (DS00621B).

4.1.2 REPROGRAMMING CALIBRATION SPACE

The operator should be allowed to read and store the data in the calibration space, for future reprogramming of the device. This procedure is necessary for reprogramming a windowed device, since the calibration data will be erased along with the rest of the memory. When saving this data, Configuration Word <1,6> must also be saved, and restored when the calibration data is reloaded.

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CODE PROTECT OPTIONS

Protect calibration memory
 0XXXX00XXXXXXX

- Protect program memory x0000xxx00xxxx
 No code protection
- 11111111X11XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Unprotected memory segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
Protected calibration memory	Read Unscrambled, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

Legend: X = Don't care

4.3 <u>Checksum</u>

4.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC14000 memory locations and adding up the opcodes up to the maximum user addressable location, 0xFBF. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for the PIC14000 device is shown in Table 4-2:

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum. The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-2: CHECKSUM COMPUTATION

Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
OFF	SUM[0000:0FBF] + CFGW & 0x3FBD	0x2FFD	0xFBCB
OFF OTP	SUM[0000:0FBF] + CFGW & 0x3FBD	0x0E7D	0xDA4B
ON	CFGW & 0x3FBD + SUM(IDs)	0x300A	0xFBD8

Legend: CFGW = Configuration Word

SUM[A:B] = [Sum of locations a through b inclusive]

SUM(ID) = ID locations masked by 0x7F then made into a 28-bit value with ID0 as the most significant byte *Checksum = [Sum of all the individual expressions] MODULO [0xFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS AC/DC TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (25°C recommended) $4.5V \le VDD \le 5.5V$, unless otherwise stated. Operating Voltage: Parameter Sym. Units Characteristic Min. Тур. Max. Conditions No. General PD1 VDDP Supply voltage during programming 4.75 5.0 5.25 ٧ PD2 IDDP Supply current (from VDD) 20 _ _ mΑ during programming PD3 VDDV Supply voltage during verify V Note 1 VDDmin VDDmax

Voltage on MCLR/VPP during

(RC6, RC7) input high level

(RC6, RC7) input low level

Voltage on MCLR/VPP during verify

Programming supply current (from

programming

VPP)

1.00	VIL I		U.L VDD			v	Community mggor mpar
Serial Prog	gram Veri	ify					
P1	TR	MCLR/VPP rise time (VSS to VHH) for test mode entry	-	-	8.0	μs	
P2	Tf	MCLR Fall time	-	-	8.0	μs	
P3	Tset1	Data in setup time before clock \downarrow	100	-	—	ns	
P4	Thld1	Data in hold time after clock \downarrow	100	-	—	ns	
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0	-	_	μs	
P6	Tdly2	Delay between clock \downarrow to clock \uparrow of next command or data	1.0	-	-	μs	
P7	Tdly3	Clock [↑] to date out valid (during read data)	200	-	_	ns	
P8	Thld0	Hold time after MCLR ↑	2	—	—	μs	

12.75

VDD + 4.0

_

0.8 VDD

0.2 VDD

13.25

13.5

50

_

_

_

_

V

mΑ

٧

V

Note 2

Schmitt Trigger input

Schmitt Trigger input

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

Note 2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.

PD4

PD5

PD6

PD9

PD8

VIHH1


VIHH2

IPP

VIH1

Vi∟1











FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





PIC16C55X

In-Circuit Serial Programming for PIC16C55X OTP MCUs

This document includes the programming specifications for the following devices:

- PIC16C554
- PIC16C556
- PIC16C558

1.0 PROGRAMMING THE PIC16C55X

The PIC16C55X can be programmed using a serial method. In serial mode the PIC16C55X can be programmed while in the users system. This allows for increased design flexibility.

1.1 Hardware Requirements

The PIC16C55X requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC16C55X allows programming of user program memory, special locations used for ID, and the configuration word for the PIC16C55X.

PIN Diagrams

PDIP, SOIC, Windowed CERDIP RA2 18 RA0 OSC1/CLKIN 23456789 17 16 15 14 13 12 חחחחחחב PIC16C55X OSC2/CLKOUT MCLR -Vss -RB0/INT RB7 --RB1 📥 -BB6 RB5 11 10 BB3 RR4 SSOP 20 19 18 17 16 15 14 13 12 סססמוויים RA0 OSC1/CLKIN 1 23456789 PIC16C55X RA4/TOCK OSC2/CLKOUT Vss Vss VDD -RB0/INT RB7 • RB1 🛥 • RB6 RB2 RB5 --10 11 RB3 RB4

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC16C55X family.

TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC16C55X

Device	Program Memory Size	Access to Program Memory
PIC16C554	0x000 - 0x1FF (0.5K)	PC<8:0>
PIC16C556	0x000 - 0x3FF (1K)	PC<9:0>
PIC16C558	0x000 - 0x7FF (2K)	PC<10:0>

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000 or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

In the configuration memory space, 0x2000-0x20FF are utilized. When in a configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as the PC exceeds 0x2XFF (see Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in a scrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

Note: All other locations are reserved and should not be programmed.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 4.1.




FIGURE 2-1: PROGRAM MEMORY MAPPING

2.2 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program and configuration memory. RB6 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the $\overline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

Note: The MCLR pin should be raised as quickly as possible from VIL to VIHH. this is to ensure that the device does not have the PC incremented while in valid operation range.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RB7 is required to have a minimum

TABLE 2-1: COMMAND MAPPING

setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1µs between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1µs delay is also specified between consecutive commands.

The commands that are available are listed in Table 2-1.


2.2.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).


Command		Mapping (MSB LSB)					Data
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The CPU clock must be disabled during in-circuit programming.









2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100µs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> Variable VDD

The PIC16C55X uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDD min. = minimum operating VDD spec for the part.

VDD max.= maximum operating VDD spec for the part.

Programmers must verify the PIC16C55X at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC16C55X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16C55X family members have several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD BIT MAP

Bit Number:	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIC16C554/556/558	CP1	CP0	CP1	CP0	CP1	CPC	-	0	CP1	CP0	PWRTE	WDTE	FOSC1	FOSCO
bit 7: Reserved bit 6: Set to 0 bit 5-4: CP1:CP0			-	•	•				•	-	•			•
bit 8-13														
		Devi	се			CP1	CP0	Code	Protec	tion				
		PIC1	6C554			0	0	All me	emory pi	otected				
					-	0	1	Do no						
						1	0	Do no	t use					
						1	1	Code	protecti	on off				
		PIC16	SC556			0	0	All me	emory pi	otected				
						0	1		r 1/2 me	mory pr	otected			
						1	0	Do no	ot use					
						1	1		protection					
		PIC16	6C558		-	0	0		emory p					
					-	1	0		r 3/4 me					
					-	1	1		r 1/2 me protecti		otected			
						•		Code	protecti	on on				
bit 3: PWRTE , F PIC16C 0 = Por 1 = Por bit 2: WDTE , W 1 = WD 0 = WD	554/55 wer up wer up DT Ena F enab	6/558 timer timer able E led	8: enabl disab	ed	Bit									
bit 1-0: FOSC<1:(11: RC 0 10: HS 0 01: XT 0 00: LP 0	0>, Oso oscillat oscillat	cillato or or or	r Sele	ction I	Bit									

4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP0 & CP1 bits of the configuration word.

4.1 <u>Programming Locations 0x0000 to</u> 0x03F after Code Protection

For PIC16C55X devices, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID locations and configuration word, read normally. These locations can be programmed.

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CONFIGURATION WORD

PIC16C554

To code protect:

- Protect all memory 0000001000XXXX
- No code protection
 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode			
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled			
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			

PIC16C556

To code protect:

- Protect all memory 0000001000XXXX
- Protect upper 1/2 memory 0101011001XXXX
- No code protection
 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode			
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled			
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			

PIC16C558

To code protect:

- Protect all memory 0000001000XXXX
- Protect upper 3/4 memory 0101011001XXXX
- Protect upper 1/2 memory 1010101010XXXX
- No code protection
 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled		
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		

4.3 Checksum

4.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C55X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16C74. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C55X devices is shown in Table .

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The least significant 16 bits of this sum is the check-sum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

evice Code Checksum*		Blank Value	0x25E6 at 0 and max address
OFF	SUM[0x000:0x1FF] + CFGW & 0x3F3F	3D3F	090D
ALL	SUM_ID + CFGW & 0x3F3F	3D4E	091C
OFF	SUM[0x000:0x3FF] + CFGW & 0x3F3F	3B3F	070D
1/2	SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID	4E5E	0013
ALL	CFGW & 0x3F3F + SUM_ID	3B4E	071C
OFF	SUM[0x000:0x7FF] + CFGW & 0x3F3F	373F	030D
1/2	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	5D6E	0F23
3/4	SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID	4A5E	FC13
ALL	CFGW & 0x3F3F + SUM_ID	374E	031C
	Protect OFF ALL OFF 1/2 ALL OFF 1/2 3/4	Protect Checksum* OFF SUM[0x000:0x1FF] + CFGW & 0x3F3F ALL SUM_ID + CFGW & 0x3F3F OFF SUM[0x000:0x3FF] + CFGW & 0x3F3F 1/2 SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID ALL CFGW & 0x3F3F + SUM_ID OFF SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID OFF SUM[0x000:0x7FF] + CFGW & 0x3F3F 1/2 SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID 3/4 SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID	Protect Checksum* Value OFF SUM[0x000:0x1FF] + CFGW & 0x3F3F 3D3F ALL SUM_D + CFGW & 0x3F3F 3D4E OFF SUM[0x000:0x3FF] + CFGW & 0x3F3F 3B3F 1/2 SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID 4E5E ALL CFGW & 0x3F3F + SUM_ID 3B4E OFF SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID 3B4E OFF SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID 3D6E 3/4 SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID 4A5E

TABLE 4-2: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions


Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (25°C is recommended)Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.

	Ũ						
Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
		General					
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming	-	-	20	mA	
PD3	Vddv	Supply voltage during verify	VDDmin	-	VDDmax	V	Note 1
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75	-	13.25	V	Note 2
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0	-	13.5	-	
PD6	IPP	Programming supply current (from VPP)	-	-	50	mA	
PD9	VIH1	(RB6, RB7) input high level	0.8 Vdd	-	-	V	Schmitt Trigger input
PD8	Vı∟1	(RB6, RB7) input low level	0.2 VDD	-	-	V	Schmitt Trigger input


	Se	rial Program Verify					
P1	TR	MCLR/VPP rise time (VSS to VHH) for test mode entry	-	-	8.0	μs	
P2	Tf	MCLR Fall time	-	-	8.0	μs	
P3	Tset1	Data in setup time before clock \downarrow	100	-	-	ns	
P4	Thld1	Data in hold time after clock \downarrow	100	-	-	ns	
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0	-	-	μs	
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0	-	-	μs	
P7	Tdly3	Clock ↑ to date out valid (during read data)	200	-	-	ns	
P8	Thld0	Hold time after MCLR ↑	2	-	-	μs	
-	Tpw	Programming Pulse Width	10	100	1000	μs	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.


2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.













PIC16C6XX/7XX/9XX

In-Circuit Serial Programming for PIC16C6XX/7XX/9XX OTP MCUs

This document includes the programming specifications for the following devices:

		- J
• PIC16C61	 PIC16C72A 	 PIC16CE623
 PIC16C62 	 PIC16C73 	 PIC16CE624
 PIC16C62A 	 PIC16C73A 	 PIC16CE625
• PIC16C62B	 PIC16C73B 	 PIC16C710
 PIC16C63 	 PIC16C74 	 PIC16C711
• PIC16C63A	 PIC16C74A 	 PIC16C712
 PIC16C64 	 PIC16C74B 	 PIC16C716
• PIC16C64A	 PIC16C76 	 PIC16C745
 PIC16C65 	 PIC16C77 	 PIC16C765
• PIC16C65A	 PIC16C620 	 PIC16C773
• PIC16C65B	 PIC16C620A 	 PIC16C774
 PIC16C66 	 PIC16C621 	 PIC16C923
 PIC16C67 	 PIC16C621A 	 PIC16C924
 PIC16C71 	 PIC16C622 	
 PIC16C72 	 PIC16C622A 	

1.0 PROGRAMMING THE PIC16C6XX/7XX/9XX

The PIC16C6XX/7XX/9XX can be programmed using a serial method. In serial mode the PIC16C6XX/7XX/ 9XX can be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16C6XX/7XX/ 9XX devices in all packages.


1.1 Hardware Requirements

The PIC16C6XX/7XX/9XX requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode


The programming mode for the PIC16C6XX/7XX/9XX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC16C6XX/7XX/9XX.

Pin Diagrams



PIC16C6XX/7XX/9XX

Pin Diagrams (Con't)



2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC16C6XX/7XX/9XX family.

TABLE 2-1:	IMPLEMENTATION OF
	PROGRAM MEMORY IN THE
	PIC16C6XX/7XX/9XX

Device	Program Memory Size
PIC16C61	0x000 – 0x3FF (1K)
PIC16C620/620A	0x000 – 0x1FF (0.5K)
PIC16C621/621A	0x000 – 0x3FF (1K)
PIC16C622/622A	0x000 – 0x7FF (2K)
PIC16C62/62A/62B	0x000 – 0x7FF (2K)
PIC16C63/63A	0x000 – 0xFFF (4K)
PIC16C64/64A	0x000 – 0x7FF (2K)
PIC16C65/65A/65B	0x000 – 0xFFF (4K)
PIC16CE623	0x000 – 0x1FF (0.5K)
PIC16CE624	0x000 – 0x3FF (1K)
PIC16CE625	0x000 – 0x7FF (2K)
PIC16C71	0x000 – 0x3FF (1K)
PIC16C710	0x000 – 0x1FF (0.5K)
PIC16C711	0x000 – 0x3FF (1K)
PIC16C712	0x000 – 0x3FF (1K)
PIC16C716	0x000 – 0x7FF (2K)
PIC16C72/72A	0x000 – 0x7FF (2K)
PIC16C73/73A/73B	0x000 – 0xFFF (4K)
PIC16C74/74A/74B	0x000 – 0xFFF (4K)
PIC16C66	0x000 – 0x1FFF (8K)
PIC16C67	0x000 – 0x1FFF (8K)
PIC16C76	0x000 – 0x1FFF (8K)
PIC16C77	0x000 – 0x1FFF (8K)
PIC16C745	0x000 – 0x1FFF (8K)
PIC16C765	0x000 – 0x1FFF (8K)
PIC16C773	0x000 – 0xFFF (4K)
PIC16C774	0x000 – 0xFFF (4K)
PIC16C923/924	0x000 – 0xFFF (4K)

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in a scrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1bbb bbbb" where 'bbbb' is ID information.

Note: All other locations are reserved and should not be programmed.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 3.1.

PIC16C6XX/7XX/9XX

0.5K 1K 2K 4K 8K words words words words words 2000h ID Location 0h Implemented 1FFh Implemented Implemented Implemented Implemented 3FFh 2001h **ID** Location 400h Implemented Implemented Implemented 7FFh 2002h ID Location 800h Reserved Implemented Implemented BFFh 2003h ID Location C00h Implemented Implemented Reserved FFFh 2004h Reserved 1000h Implemented Reserved 2005h Reserved Reserved Implemented 2006h Reserved Implemented 2007h Configuration Word Implemented 1FFFh 2008h Reserved Reserved Reserved Reserved Reserved 2100h Reserved Reserved Reserved Reserved Reserved 3FFFh

FIGURE 2-1: PROGRAM MEMORY MAPPING

2.2 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from Vss to the appropriate VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the MCLR pin was initially at Vss). This means that all I/O are in the reset state (High impedance inputs).

- Note 1: The MCLR pin should be raised as quickly as possible from VIL to VIHH. this is to ensure that the device does not have the PC incremented while in valid operation range.
 - 2: Do not power any pin before VDD is applied.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSb first. Therefore, during a read operation the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSb will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are listed in Table 2-2.

2.2.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

TABLE 2-2: COMMAND MAPPING

Command		Ма	pping	(MSb.	LSb)		Data
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The clock must be disabled during In-Circuit Serial Programming.

PIC16C6XX/7XX/9XX

FIGURE 2-2: PROGRAM FLOW CHART - PIC16C6XX/7XX/9XX PROGRAM MEMORY





FIGURE 2-3: PROGRAM FLOW CHART - PIC16C6XX/7XX/9XX CONFIGURATION WORD & ID LOCATIONS



2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 4-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 4-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 4-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100µs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> <u>Variable VDD</u>

The PIC16C6XX/7XX/9XX uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDD min. = minimum operating VDD spec for the part.

VDDmax = maximum operating VDD spec for the part.

Programmers must verify the PIC16C6XX/7XX/9XX at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC16C6XX/7XX/9XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16C6XX/7XX/9XX family members have several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 and Figure 3-2 provides an overview of configuration bits.

PIC16C6XX/7XX/9XX

FIGURE 3-1: CONFIGURATION WORD BIT MAP

Bit Number:	_	13	12	11	10	9	8	7	6		5	4	3	2	1	0	
PIC16C		_	_	—	_	_	—	_	_	-	-	CP0	PWRTE	WDTE	FOSC1	FOSC0	
PIC16C62/64/65/ PIC16C62A/62B/63A/C		_	_	_		_		_	0		CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	
64A/CR64/65A/65B/6 72/72A/73A/73B/74A/74 77/620/620A/621/621A	63/ 6/67/ B/76/																
	2/716	CP1	CP0	CP1	CP0	CP1	CP0	_	BOD	EN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	
PIC16C9XX/745		CP1	CP0	CP1	CP0	CP1	CP0	—	_	-	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	
Reserved CP <1:0>, Code			as '1' f	or PIC	(16C6	X/7X	(X/9XX										
CP <1.0>, Code	FIOU	eci	Dev	vice			CP1	CI	20			`odo	Protecti	<u></u>			
			22/622	2A			0			All r			otected				
			2/62A/ 3/63A	/62B										tootod			
	-		4/64A 5/65A	/712/7 /65B	16		0						nory pro				
	PIC	16C6	6/67/7	2/72A			1	()	Upp	oer 1/2	2 men	nory pro	tected			
	PIC PIC	16C7	45/765	/74B/7	6/77		1	-	I	Coc	de pro	tectio	n off				
	PIC	16C6	1/71				_	()	All r	memo	ory pro	otected				
			10/71	1			—	-		Off							
	PIC	16C6	20				0	(All memory protected							
							0	-		Do not use Do not use Code protection off							
						-	1 1)								
	PIC	16C6	21				0)								
	110	1000	<u> </u>				1)	All memory protected Upper 1/2 memory protected							
							1										
1 = Enab 2 = Disat bit 4: PWRTE/PV PIC16C6 1 = Pow 0 = Pow PIC16C6 711/923/ 0 = Pow 1 = Pow	bit 6: BODEN , Brown Out Enable Bit 1 = Enabled 2 = Disable bit 4: PWRTE/PWRTE , Power Up Timer Enable Bit PIC16C61/62/64/65/71/73/74: 1 = Power up timer enabled 0 = Power up timer disabled PIC16C620/620A/621/621A/622/622A/63/63A/65A/65B/66/67/72/72A/73A/73B/74A/74B/76/77/710/ 711/923/924/745/765: 0 = Power up timer enabled																
bit 3-2: WDTE , WD 1 = WDT 0 = WDT	enab	led	lit														
bit 1-0: FOSC<1:0 11: RC o 10: HS o 01: XT o 00: LP os	scillat scillat scillat	tor tor or	r Selec	tion Bit													
bit 1-0: FOSC<1:0 >, PIC16C745/765 11: E external clock with 4k PLL 10: H HS oscillator with 4k PL enabled 01: EC external clock, clkout on osc2 00: HS																	
Note 1: Enabling PWRTE.														the valu	e of bit		

FIGURE 3-2: CONFIGURATION WORD FOR PIC16C773/774 DEVICE

CP1 C	CP0 BC	RV1 E	BORV0	CP1	CP0	-	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit13	12	11	10	9	8	7	6	5	4	3	2	1	bit0	Address	2007h
CP <1:	CP <1:0> Code Protection bits ⁽²⁾														
				Devi	се		CP1	C	P0						
			PIC16C773/774				0	()	All me	mory pr	otected			
							0		1	Upper	3/4 mei	mory pro	otected		
							1	()	Upper	1/2 mei	mory pro	otected ¹		
							1		1	Code	protectio	on off			
	bit 11-10: BORV <1:0 >: Brown-out Reset Voltage bits 11 = VBOR set to 2.5V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V														
bit 7:		•		-	d as '1'										
bit 6:	1 =	Brown	-out Re	eset e	eset Ena nabled isabled	able bi	t (1)								
bit 3:	1 =	PWRT	Power- disabl	ed	ner Enal	ole bit	(1)								
bit 2:	1 =	NDT e	atchdo enableo disable	b	er Enab	le bit									
bit 1-0:															
 Note 1: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP <1:0> pairs have to be given the same value to enable the code protection scheme listed. 															

FIGURE 3-3: CONFIGURATION WORD, PIC16C710/711

CDO	000	CP0	CDO	CDO	CDO	0.00	BODEN	CP0	000	PWRTE	WDTE	F0001	FORCO	Deviater	
	CP0	CP0	CP0	CP0	CP0	CP0	BODEN	CP0	CP0	PWRIE	WDIE	FUSCI		Register: Address	CONFIG 2007h
bit13													bit0	Address	200711
bit 13-7 5-4 bit 6:	1 = 0 = BO 1 =	Code All me DEN: BOR	protec emory i	tion off s code -out Re d	protec		ıt 00h - 3 _t (1)	Fh is w	vritable						
bit 3:	1 =	PWR	Power- T disab T enabl		ner Ena	ıble bit	(1)								
bit 2:	1 =	WDT	/atchdo enable disable	-	er Enat	ole bit									
bit 1-0:	11 10 01	= RC (= HS (= XT (:0>: Os oscillate oscillate oscillate oscillate	or or	r Selec	tion bi	ts								
Note 1: 2:	Ens	sure th	e Powe	ər-up T	imer is	enable	ed anytin	ne Brov	vn-out l	Reset is	enable	d.	ess of the scheme li	e value of bit \overline{F}	PWRTE.

3.1 <u>Embedding Configuration Word and ID Information in the Hex File.</u>

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is beneficial to the end customer.

3.2 <u>Checksum</u>

3.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C6XX/7XX/9XX memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16C74. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C6XX/7XX/9XX devices is shown in Table 3-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the check-sum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

IABLE 3-1:	CHEC	KSUM COMPUTATION		
Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16C61	OFF	SUM[0x000:0x3FF] + CFGW & 0x001F + 0x3FE0	0x3BFF	0x07CD
	ON	SUM_XNOR7[0x000:0x3FF] + (CFGW & 0x001F 0x0060)	0xFC6F	0xFC15
PIC16C620	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C
PIC16C620A	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C
PIC16C621	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16C621A	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16C622	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C622A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16CE623	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C

TABLE 3-1: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.
 SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID = 0x12, ID = 0x37, ID = 0x4, ID = 0x26, then $SUM_ID = 0x2746$.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

I = Bitwise OR

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16CE624	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16CE625	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C62	OFF 1/2 3/4 ALL	SUM[0x000:0x7FF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x3FF] + SUM_XNOR7[0x400:0x7FF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x1FF] + SUM_XNOR7[0x200:0x7FF] + CFGW & 0x003F + 0x3F80 SUM_XNOR7[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x37BF 0x37AF 0x379F 0x378F	0x038D 0x1D69 0x1D59 0x3735
PIC16C62A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C62B	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C63	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C63A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C64	OFF 1/2 3/4 ALL	SUM[0x000:0x7FF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x3FF] + SUM_XNOR7[0x400:0x7FF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x1FF] + SUM_XNOR7[0x200:0x7FF] + CFGW & 0x003F + 0x3F80 SUM_XNOR7[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x37BF 0x37AF 0x379F 0x378F	0x038D 0x1D69 0x1D59 0x3735
PIC16C64A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C65	OFF 1/2 3/4 ALL	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80 SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF 0x2FAF 0x2F9F 0x2F9F 0x2F8F	0xFB8D 0x1569 0x1559 0x2F35

TABLE 3-1: CHECKSUM COMPUTATION (CONTINUED)

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.
 SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

I = Bitwise OR

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16C65A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C65B	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C66	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C67	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C710	OFF	SUM[0x000:0x1FF] + CFGW & 0x3FFF	0x3DFF	0x09CD
	ON	SUM[0x00:0x3F] + CFGW & 0x3FFF + SUM_ID	0x3E0E	0xEFC3
PIC16C71	OFF	SUM[0x000:0x3FF] + CFGW & 0x001F + 0x3FE0	0x3BFF	0x07CD
	ON	SUM_XNOR7[0x000:0x3FF] + (CFGW & 0x001F 0x0060)	0xFC6F	0xFC15
PIC16C711	OFF	SUM[0x000:0x03FF] + CFGW & 0x3FFF	0x3BFF	0x07CD
	ON	SUM[0x00:0x3FF] + CFGW & 0x3FFF + SUM_ID	0x3C0E	0xEDC3
PIC16C712	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x03FF] + CFGW & 3F7F + SUM_ID	0x5DEE	0xF58A
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C716	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x03FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM]0x000:0x01FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C72	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C72A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C73	OFF 1/2 3/4 ALL	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80 SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF 0x2FAF 0x2F9F 0x2F8F	0xFB8D 0x1569 0x1559 0x2F35
PIC16C73A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C

TABLE 3-1: CHECKSUM COMPUTATION (CONTINUED)

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

 $SUM_ID = ID$ locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFF]

+ = Addition

& = Bitwise AND

l = Bitwise OR

TABLE 3-1:	CHECKSUM COMPUTATION (CONTINUED)
-------------------	----------------------------------

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16C73B	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C74	OFF 1/2 3/4 ALL	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80 SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80 SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF 0x2FAF 0x2F9F 0x2F8F	0xFB8D 0x1569 0x1559 0x2F35
PIC16C74A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C74B	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C76	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C77	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C773	OFF	SUM[0x000:0x0FFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:07FF] + CFGW & 0x3F7F + SUM_ID	0x55EE	0x07A3
	3/4	SUM[0x000:03FF] + CFGW & 0x3F7F + SUM_ID	0x48DE	0xFA93
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16C774	OFF	SU:M[0x000:0FFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:07FF] + CFGW & 0x3F7F + SUM_ID	0X55EE	0x07A3
	3/4	SUM[0x000:03FF] + CFGW & 0x3F7F + SUM_ID	0X48DE	0xFA93
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0X079C
PIC16C923	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F3F	0x2F3F	0xFB0D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID	0x516E	0x0323
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	0x405E	0xF213
	ALL	CFGW & 0x3F3F + SUM_ID	0x2F4E	0xFB1C
PIC16C924	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F3F	0x2F3F	0xFB0D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID	0x516E	0x0323
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	0x405E	0xF213
	ALL	CFGW & 0x3F3F + SUM_ID	0x2F4E	0xFB1C
PIC16C745	OFF	SUM(0000:1FFF) + CFGW & 0x3F3F	1F3F	EB0D
	1000:1FFF	SUM(0000:0FFF) + CFGW & 0x3F3F+SUM_ID	396E	EB23
	800:1FFF	SUM(0000:07FF) + CFGW & 0x3F3F + SUM_ID	2C5E	DE13
	ALL	CFGW * 0x3F3F + SUM_ID	1F4E	EB1C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

 $SUM_ID = ID$ locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

l = Bitwise OR

TABLE 3-1: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16c765	OFF	SUM(0000:1FFF) + CFGW & 0x3F3F	1F3F	EB0D
	1000:1FFF	SUM(0000:0FFF) + CFGW & 0x3F3F+SUM_ID	396E	EB23
	800:1FFF	SUM(0000:07FF) + CFGW & 0x3F3F + SUM_ID	2C5E	DE13
	ALL	CFGW * 0x3F3F + SUM_ID	1F4E	EB1C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

 $SUM_ID = ID$ locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

l = Bitwise OR

4.0 PROGRAM/VERIFY MODE

TABLE 4-1:AC/DC CHARACTERISTICSTIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions


Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (20°C recommended) Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.

	0							
Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions	
General								
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V		
PD2	Iddp	Supply current (from VDD) during programming	-	Ι	20	mA		
PD3	Vddv	Supply voltage during verify	VDDmin	-	VDDmax	V	Note 1	
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75	Ι	13.25	V	Note 2	
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.5	Ι	13.25	I		
PD6	IPP	Programming supply current (from VPP)	-	-	50	mA		
PD9	Vін	(RB6, RB7) input high level	0.8 Vdd	-	-	V	Schmitt Trigger input	
PD8	VIL	(RB6, RB7) input low level	0.2 Vdd	-	-	V	Schmitt Trigger input	

	Serial Program Verify							
P1	TR	MCLR/VPP rise time (VSS to VHH) for test mode entry	-	-	8.0	μs		
P2	Tf	MCLR Fall time	-	-	8.0	μs		
P3	Tset1	Data in setup time before clock \downarrow	100	-	-	ns		
P4	Thld1	Data in hold time after clock \downarrow	100	-	-	ns		
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0	-	_	μs		
P6	Tdly2	Delay between clock \downarrow to clock \uparrow of next command or data	1.0	-	-	μs		
P7	Tdly3	Clock ↑ to date out valid (during read data)	200	-	-	ns		
P8	Thld0	Hold time after MCLR ↑	2	-	_	μs		


Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.
















PIC17C7XX

In-Circuit Serial Programming for PIC17C7XX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC17C752
- PIC17C756
- PIC17C756A
- PIC17C762
- PIC17C766

1.0 PROGRAMMING THE PIC17C7XX

The PIC17C7XX is programmed using the TABLWT instruction. The table pointer points to the internal EPROM location start. Therefore, a user can program an EPROM location while executing code (even from internal EPROM). This programming specification applies to PIC17C7XX devices in all packages.

For the convenience of a programmer developer, a "program & verify" routine is provided in the on-chip test program memory space. The program resides in ROM and not EPROM, therefore, it is not erasable. The "pro-gram/verify" routine allows the user to load any address, program a location, verify a location or increment to the next location. It allows variable programming pulse width.

The PIC17C7XX group of the High End Family has added a feature that allows the serial programming of the device. This is very useful in applications where it is desirable to program the device after it has been manufactured into the users system (In-circuit Serial Programming (ISP)). This allows the product to be shipped with the most current version of the firmware, since the microcontroller can be programmed just before final test as opposed to before board manufacture. Devices may be serialized to make the product unique, "special" variants of the product may be offered, and code updates are possible. This allows for increased design flexibility.

1.1 Hardware Requirements

Since the PIC17C7XX under programming is actually executing code from "boot ROM," a clock must be provided to the part. Furthermore, the PIC17C7XX under programming may have any oscillator configuration (EC, XT, LF or RC). Therefore, the external clock driver must be able to overdrive pulldown in RC mode. CMOS drivers are required since the OSC1 input has a Schmitt trigger input with levels (typically) of 0.2 VDD and 0.8 VDD. See the PIC17C7XX data sheet (DS30289) for exact specifications.

The PIC17C7XX requires two programmable power supplies, one for VDD (3.0V to 5.5V recommended) and one for VPP (13 \pm 0.25V). Both supplies should have a minimum resolution of 0.25V.

The PIC17C7XX uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin." Three times (3X) additional pulses will increase program margin beyond VDDmax and insure safe operation in user system.

The actual programming must be done with VDD in the VDDP range (Parameter PD1).

VDDP = VDD range required during programming.

VDDmin. = minimum operating VDD spec. for the part.

VDDmax. = maximum operating VCC spec for the part.

Programmers must verify the PIC17C7XX at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC17C7XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok). Blank checks should be performed at VDDMIN.

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING IN PARALLEL MODE): PIC17C7XX

	During Programming							
Pin Name	Pin Name	Pin Type	Pin Description					
RA4:RA0	RA4:RA0	I	Necessary in programming mode					
TEST	TEST	I	Must be set to "high" to enter programming mode					
PORTB<7:0>	DAD15:DAD8	I/O	Address & data: high byte					
PORTC<7:0>	DAD7:DAD0	I/O	Address & data: low byte					
MCLR/VPP	Vpp	Р	Programming Power					
Vdd	Vdd	Р	Power Supply					
Vss	Vss	Р	Ground					

Legend: I = Input, O = Output, P = Power

2.0 PARALLEL MODE PROGRAM ENTRY

To execute the programming routine, the user must hold TEST pin high, RA2, RA3 must be low and RA4 must be high (after power-up) while keeping MCLR low and then raise MCLR pin from VIL to VDD or VPP. This will force FFE0h in the program counter and execution will begin at that location (the beginning of the boot code) following reset.

Note:	The Oscillator must not have 72 OSC
	clocks while the device MCLR is between
	VIL and VIHH.

All unused pins during programming are in hi-impedance state.


PORTB (RB pins) has internal weak pull-ups which are active during the programming mode. When the TEST pin is high, the Power-up timer (PWRT) and Oscillator Start-up Timers (OST) are disabled.

2.1 Program/Verify Mode

The program/verify mode is intended for full-feature programmers. This mode offers the following capabilities:

- a) Load any arbitrary 16-bit address to start program and/or verify at that location.
- b) Increment address to program/verify the next location.
- c) Allows arbitrary length programming pulse width.
- d) Following a "verify" allows option to program the same location or increment and verify the next location.
- Following a "program" allows options to program the same location again, verify the same location or to increment and verify the next location.

FIGURE 2-1: PROGRAMMING/VERIFY STATE DIAGRAM



2.1.1 LOADING NEW ADDRESS

The program allows new address to be loaded right out of reset. A 16-bit address is presented on ports B (high byte) and C (low byte) and the RA1 is pulsed $(0 \rightarrow 1$, then $1 \rightarrow 0$). The address is latched on the rising edge of RA1. See timing diagrams for details. After loading an address, the program automatically goes into a "verify cycle." To load a new address at any time, the PIC17C7XX must be reset and the programming mode re-entered.

2.1.2 VERIFY (OR READ) MODE


"Verify mode" can be entered from "Load address" mode, "program mode" or "verify mode." In verify mode pulsing RA1 will turn on PORTB and PORTC output drivers and output the 16-bit value from the current location. Pulsing RA1 again will increment location count and be ready for the next verify cycle. Pulsing RA0 will begin a program cycle.

2.1.3 PROGRAM CYCLE

"Program cycle" is entered from "verify cycle" or program cycle" itself. After a verify, pulsing RA0 will begin a program cycle. 16-bit data must be presented on PORTB (high byte) and PORTC (low byte) before RA0 is raised.

The data is sampled 3 TCY cycles after the rising edge of RA0. Programming continues for the duration of RA0 pulse.

At the end of programming, the user can choose one of three different routes. If RA1 is kept low and RA0 is pulsed again, the same location will be programmed again. This is useful for applying over programming pulses. If RA1 is raised before RA0 falling edge, then a verify cycle is started without address increment. Raising RA1 after RA0 goes low will increment address and begin verify cycle on the next address.





3.0 PARALLEL MODE PROGRAMMING SPECIFICATIONS





FIGURE 3-1: PROGRAMMING ROUTINE FLOWCHART








FIGURE 3-3: **RECOMMENDED PROGRAMMING ALGORITHM FOR CONFIGURATION WORDS**

4.0 SERIAL MODE PROGRAM ENTRY

4.1 <u>Hardware Requirements</u>

Certain design criteria must be taken into account for ISP. Seven pins are required for the interface. These are shown in Table 4-1.

4.2 Serial Program Mode Entry

To place the device into the serial programming test mode, two pins will need to be placed at VIHH. These are the TEST pin and the MCLR/VPP pins. Also, the following sequence of events must occur:

- 1. The TEST pin is placed at VIHH.
- 2. The $\overline{\text{MCLR}}/\text{VPP}$ pin is placed at VIHH.

There is a setup time between step 1 and step 2 that must be meet (See "Electrical Specifications for Serial Programming Mode" on page 93.)

After this sequence the Program Counter is pointing to Program Memory Address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this the device must be clocked. The device clock source in this mode is the RA1/T0CKI pin. Once the USART/SCI has been initialized, commands may be received. The flow is show in these 3 steps:

- 1. The device clock source starts.
- 2. Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may be sent now.

	During Programming								
Name	Function	Туре	Description						
RA4/RX/DT	DT	I/O	Serial Data						
RA5/TX/CK	СК	I	Serial Clock						
RA1/T0CKI	OSCI	I	Device Clock Source						
TEST	TEST	I	Test mode selection control input. Force to VIHH,						
MCLR/VPP	MCLR/VPP	Р	Programming Power						
Vdd	Vdd	Р	Power Supply						
Vss	Vss	Р	Ground						

TABLE 4-1: ISP Interface Pins

4.3 Software Commands

This feature is similar to that of the PIC16CXXX midrange family, but the programming commands have been implemented in the device Boot ROM. The Boot ROM is located in the program memory from 0xFF60 to 0xFFFF. The ISP mode is entered when the TEST pin has a VIHH voltage applied. Once in ISP mode, the USART/SCI module is configured as a synchronous slave receiver, and the device waits for a command to be received. The ISP firmware recognizes eight commands. These are shown in Table 4-2.

Command	Va	lue
RESET PROGRAM	0000	0000
MEMORY POINTER		
LOAD DATA	0000	0010
READ DATA	0000	0100
INCREMENT ADDRSS	0000	0110
BEGIN PROGRAMMING	0000	1000
LOAD ADDRESS	0000	1010
READ ADDRESS	0000	1100
END PROGRAMMING	0000	1110

4.3.1 RESET PROGRAM MEMORY POINTER

This is used to clear the address pointer to the Program Memory. This ensures that the pointer is at a known state as well as pointing to the first location in program memory.

4.3.2 INCREMENT ADDRESS

This is used to increment the address pointer to the Program Memory. This is used after the current location has been programmed (or read).

FIGURE 4-1: RESET ADDRESS POINTER COMMAND (PROGRAM/VERIFY)





FIGURE 4-2: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



PIC17C7XX

4.3.3 LOAD ADDRESS

This is used to load the address pointer to the Program Memory with a specific 16-bit value. This is useful when a specific range of locations are to be accessed.

4.3.4 READ ADDRESS

This is used so that the current address in the Program Memory pointer can be determined. This can be used to increase the robustness of the ISP programming (ensure that the Program Memory pointers are still in sync).

FIGURE 4-3: LOAD ADDRESS COMMAND





FIGURE 4-4: READ ADDRESS COMMAND



4.3.5 LOAD DATA

This is used to load the 16-bit data that is to be programmed into the Program Memory location. The Program Memory address may be modified after the data is loaded. This data will not be programmed until a BEGIN PROGRAMMING command is executed.

FIGURE 4-5: LOAD DATA COMMAND

4.3.6 READ DATA

This is used to read the data in Program Memory that is pointed to by the current address pointer. This is useful for doing a verify of the programming cycle and can be used to determine the number for programming cycles that are required for the 3X overprogramming.





FIGURE 4-6: READ DATA COMMAND



4.3.7 BEGIN PROGRAMMING

This is used to program the current 16-bit data (last data sent with LOAD DATA Command) into the Program Memory at the address specified by the current address pointer. The programming cycle time is specified by specification P10. After this time has elapsed, any command must be sent, which wakes the processor from the Long Write cycle. This command will be the next executed command.

4.3.8 3X OVERPROGRAMMING

Once a location has been both programmed and verified over a range of voltages, 3X overprogramming should be applied. In other words, apply three times the number of programming pulses that were required to program a location in memory, to ensure a solid programming margin.

This means that every location will be programmed a minimum of 4 times (1 + 3X overprogramming).





FIGURE 4-7: BEGIN PROGRAMMING COMMAND (PROGRAM)





5.0 CONFIGURATION WORD

Configuration bits are mapped into program memory. Each bit is assigned one memory location. In erased condition, a bit will read as '1'. To program a bit, the user needs to write to the memory address. The data is immaterial; the very act of writing will program the bit. The configuration word locations are shown in Table 5-3. The programmer should not program the reserved locations to avoid unpredictable results and to be compatible with future variations of the PIC17C7XX. It is also mandatory that configuration locations are programmed in the strict order starting from the first location (0xFE00) and ending with the last (0xFE0F). Unpredictable results may occur if the sequence is violated.

5.1 Reading Configuration Word

The PIC17C7XX has seven configuration locations (Table 5-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. Reading any configuration location between 0xFE00 and 0xFE07 will place the low byte of the configuration word (Table 5-2) into DAD<7:0> (PORTC). DAD<15:8> (PORTD) will be set to 0xFF. Reading a configuration location between 0xFE08 and 0xFE0F will place the high byte of the configuration word into DAD<7:0> (PORTC). DAD<15:8> (PORTC). DAD<15:8> (PORTD) will be set to 0xFF.

TABLE 5-1:CONFIGURATION BITPROGRAMMING LOCATIONS

Bit	Address
FOSC0	0xFE00
FOSC1	0xFE01
WDTPS0	0xFE02
WDTPS1	0xFE03
PM0	0xFE04
PM1	0xFE06
BODEN	0xFE0E
PM2	0xFE0F

TABLE 5-2: READ MAPPING OF CONFIGURATION BITS

E J-Z.										<u> </u>					
15	14	13	12	11	10	9	8	7	65	4	;	3	2	1	0
1	1	1	1	1	1	1	1	—	PM1 —	PM	0 WDT	PS1 W	DTPS0	OSC1	FOSC0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	PM2	BODEN	PM2	PM2	PM2	PM2	PM2	PM2
—=Un	used														
PM<2:		roces	sor M	ode S	elect b	oits									
111 =		roproc													
110 =		rocon													
101 =	Ext	ended	Micro	ocontr	oller n	node									
000 =	Coc	de pro	tected	d micro	ocontr	oller n	node								
BODE	N, Br	own-o	ut De	tect E	nable										
1 =	Bro	wn-ou	t Dete	ect Cir	cuitry	enabl	ed								
0 =	Bro	wn-ou	it Dete	ect Cir	cuitry	disab	led								
WDTP	S1:W	DTPS	50 , W	DT Pr	escale	r Sele	ect bit	s.							
11 =	WD	T ena	bled,	posts	caler =	:1									
10 =	WD	T ena	bled,	posts	caler =	256									
01 =	WD	T ena	bled,	posts	caler =	64									
00 =			,		overf		ner								
FOSC	1:FO	SC0, (Oscilla	ator Se	elect b	its									
11 =		oscilla													
10 =		oscilla													
01 =		oscilla													
00 =		oscilla	tor												

5.2 Embedding Configuration Word Information in the Hex File

To allow portability of code, a PIC17C7XX programmer is required to read the configuration word locations from the hex file when loading the hex file. If the configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information word information in the hex file, it should be to address FE00h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.3 <u>Reading From and Writing To a Code</u> <u>Protected Device</u>

When a device is code-protected, writing to program memory is disabled. If program memory is read, the value returned is the XNOR8 result of the actual program memory word. The XNOR8 result is the upper eight bits of the program memory word XNOR'd with the lower eight bits of the same word. This 8-bit result is then duplicated into both the upper and lower 8-bits of the read value. The configuration word can always be read and written.

5.4 CHECKSUM COMPUTATION

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

Table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently, depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note: Some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 5-3:	CHECKSUM COMPUTATION
TABLE 5-3:	CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0xC0DE at 0 and max address
PIC17C752	MP mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA05F	0x221D
	MC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA04F	0x220D
	EMC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA01F	0x21DD
	PMC mode	SUM_XNOR8[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0x200F	0xE3D3
PIC17C756	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3
PIC17C756A	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3
PIC17C762	MP mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA05F	0x221D
	MC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA04F	0x220D
	EMC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA01F	0x21DD
	PMC mode	SUM_XNOR8[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0x200F	0xE3D3
PIC17C766	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_XNOR8(a:b) = [Sum of 8-bit wide XNOR copied into upper and lower byte, of locations a to b inclusive]

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.5 Device ID Register

Program memory location FDFFh is preprogrammed during the fabrication process with information on the device and revision information. These bits are accessed by a TABLR0 instruction, and are access when the TEST pin is high. As as a result, the device ID bits can be read when the part is code protected.

TABLE 5-4: DEVICE ID REGISTER DECODE

Resultant Device								
Device	Device ID Value							
Device	DEV	REV						
PIC17C766	0000 0001 001	X XXXX						
PIC17C762	0000 0001 101	X XXXX						
PIC17C756	0000 0000 001	X XXXX						
PIC17C756A	0000 0010 001	X XXXX						
PIC17C752	0000 0010 101	X XXXX						

6.0 PARALLEL MODE AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: $+10^{\circ}C \le TA \le +70^{\circ}C$, unless otherwise stated, (25°C is recommended)Operating Voltage: $4.5V \le VDD \le 5.25V$, unless otherwise stated.

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
PD1	VDDP	Supply voltage during pro- gramming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current during pro- gramming	_		50	mA	Freq = 10MHz, VDD = 5.5V
PD3	Vddv	Supply voltage during verify	VDD min.		VDD max.	V	Note 2
PD4	Vpp	Voltage on VPP/MCLR pin during programming	12.75	_	13.25	V	Note 1
PD6	IPP	Programming current on VPP/MCLR pin	_	25	50	mA	
P1	Foscp	Osc/clockin frequency dur- ing programming	4		10	MHz	
P2	TCY	Instruction cycle	1	—	0.4	μs	TCY = 4/FOSCP
P3	TIRV2TSH	RA0, RA1, RA2, RA3, RA4 setup before TEST↑	1		—	μs	
P4	ТтsH2мcH	TEST [↑] to MCLR [↑]	1	_	—	μs	
P5	TBCV2IRH	RC7:RC0, RB7:RB0 valid to RA1 or RA0 ¹ :Address/Data input setup time	0	_		μs	
P6	TIRH2BCL	RA1 or RA0 [↑] to RB7:RB0, RC7:RC0 invalid; Address data hold time;	10 Tcy	_		μs	
P7	T0CKIL2RBCZ	RT↓ to RB7:RB0, RC7:RC0 hi-impedance	—		8Tcy		
P8	Т0скіН2всV	RA1 [↑] to data out valid	—	_	10 Tcy		
P9	TPROG	Programming pulse width	100		1000	μs	
P10	TirH2irL	RA0, RA1 high pulse width	10 Tcy			μs	
P11	TirL2irH	RA0, RA1 low pulse width	10 TCY	—	—	μs	
P12	T0ckiV2inL	RA1 [↑] before INT↓ (to go from prog cycle to verify w/o increment)	0		_	μs	
P13	TINL2RTL	RA1 valid after RA0 (to select increment or no increment going from pro- gram to verify cycle	10 Tcy		_	μs	
P14	TVPPS	VPP setup time before RA0↑	100	—	—	μs	Note 1
P15	Түррн	VPP hold time after INT↓	0			μs	Note 1
P16	TvdV2tsH	VDD stable to TEST↑	10			ms	
P17	ТквV2мсН	RB input (E1h) valid to VPP/ MCLR↑	0	_		μs	
P18	TMCH2RBI	RB input (E1h) hold after VPP/MCLR↑	10Tcy		—	ns	
P19	TvpL2vdL	VDD power down after VPP power down	10			ms	

Note 1: VPP/MCLR pin must only be equal to or greater than VDD at times other than programming.

2: Program must be verified at the minimum and maximum VDD limits for the part.






FIGURE 6-1: PARALLEL MODE PROGRAMMING AND VERIFY TIMINGS I

PIC17C7XX










FIGURE 6-4: POWER-UP/DOWN SEQUENCE FOR PROGRAMMING

ELECTRICAL SPECIFICATIONS FOR SERIAL PROGRAMMING MODE 7.0

All parameter unless otherv		oss the specified operating ranges	Vcc = $2.5V$ to $5.5V$ Commercial (C): Tamb = 0° to $+70^{\circ}$ C Industrial (I): Tamb = -40° C to $+85^{\circ}$ C							
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions			
	Vihh	Programming Voltage on VPP/ MCLR pin and TEST pin.	12.75	_	13.75	V				
	IPP	Programming current on MCLR pin	—	25	50	mA				
	Fosc	Input OSC frequency on RA1	—	_	8	MHz				
	Тсү	Instruction Cycle Time	—	4/Fosc	—					
PS1	Түн2үн	Setup time between TEST = VIHH and MCLR = VIHH	1		—	μs				
PS2	TSER	Serial setup time	20	_	—	Тсү				
PS3	TSCLK	Serial Clock period	1	_	—	Тсү				
PS4	TSET1	Input Data Setup Time to serial clock \downarrow	15		—	ns				
PS5	THLD1	Input Data Hold Time from serial clock \downarrow	15		_	ns				
PS6	TDLY1	Delay between last clock ↓ to first clock ↑ of next command	20	_	—	Тсү				
PS7	TDLY2	Delay between last clock ↓ of com- mand byte to first clock ↑ of read of data word	20	_	—	Тсү				
PS8	TDLY3	Delay between last clock ↓ of com- mand byte to first clock ↑ of write of data word	30	—	_	Тсү				
PS9	Tdly4	Data input not driven to next clock input	1	_	—	Тсү				
PS10	TDLY5	Delay between last begin program- ming clock ↓ to last clock ↓ of next command (minimum programming time)	100	_	_	μs				

These parameters are characterized but not tested. Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.







FIGURE 7-2: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)











PIC17C7XX






FIGURE 7-6: READ DATA COMMAND









PIC18CXXX

In-Circuit Serial Programming for PIC18CXXX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC18C452 PIC18C242
- PIC18C252 PIC18C442

1.0 PROGRAMMING THE PIC18CXXX

The PIC18CXXX can be programmed using a serial method. while in the users system. This allows for increased design flexibility. This programming specification applies to PIC18CXXX devices in all package types.

1.1 Hardware Requirements

The PIC18CXXX requires two programmable power supplies, one for VDD (2.0V to 5.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC18CXXX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC18CXXX.




TABLE 1-1:PIN DESCRIPTIONS (DURING PROGRAMMING): PIC18C242/252/442/452

Pin Name	During Programming			
	Pin Name	Pin Type	Pin Description	
MCLR/VPP	Vpp	Р	Programming Power	
Vdd	Vdd	Р	Power Supply	
Vss	Vss	Р	Ground	
RB6	RB6	I	Serial Clock	
RB7	RB7	I/O	Serial Data	

Legend: I = Input, O = Output, P = Power

2.0 IN-CIRCUIT SERIAL PROGRAMMING MODE (ICSP)

2.1 Introduction

Serial programming mode is entered by asserting MCLR/VPP = VIHH and RB6, RB7 = 0.

Instructions are fed into the CPU serially on RB7, and are shifted in on the rising edge of the serial clock presented on RB6. Programming and verification are performed by executing TBLRD and TBLWT instructions. The address pointer to the program memory is simply the table pointer. The address pointer can be incremented and decremented by executing table reads and writes with auto-decrement and auto-increment.

2.2 ICSP OPERATION

In ICSP mode, instruction execution takes place through a serial interface using RB6 and RB7. RB7 is used to shift in instructions and shift out data from the TABLAT register. RB6 is used as the serial shift clock and the CPU execution clock. **Instructions and data are shifted in LSb first.**

In this mode all instructions are shifted serially, then loaded into the instruction register, and executed. No program fetching occurs from internal or external program memory. 8-bit data bytes are read from the TABLAT register via the same serial interface.

2.2.1 4-BIT SERIAL INSTRUCTIONS

A set of 4-bit instructions are provided for ICSP mode, so that the most common instructions used for ICSP can be fetched quickly, and thus reduce the amount of time required to program a device. The 4-bit opcode is shifted in while the previous instruction fetched executes. The 4-bit instruction contains the lower 4-bits of an instruction opcode. The upper 12-bits default as all 0's. Instructions with all 0's in the upper byte of the instruction word, are by default considered special instructions. The serial instructions are decoded as shown in Table 2-1:

TABLE 2-1: SPECIAL INSTRUCTIONS FOR SERIAL INSTRUCTION EXECUTION AND ICSP

Mnemonic, Operands	Description	Cycles	4-Bit Opcode	Status Affected
NOP	No Operation (Shift in16-bit instruction)	1	0000	None
TBLRD *	Table Read (no change to TBLPTR)	2	1000	None
TBLRD *+	Table Read (post-increment TBLPTR)	2	1001	None
TBLRD *-	Table Read (post-decrement TBLPTR)	2	1010	None
TBLRD +*	Table Read (pre-increment TBLPTR)	2	1011	None
TBLWT *	Table Write (no change to TBLPTR)	2	1100	None
TBLWT *+	Table Write (post-increment TBLPTR)	2	1101	None
TBLWT *-	Table Write (post-decrement TBLPTR)	2	1110	None
TBLWT +*	Table Write (pre-increment TBLPTR)	2	1111	None

Legend: Refer to the PIC18CXXX Data Sheet (DS39026) for opcode field descriptions.

Note: All special instructions not included in this table are decoded as NOP's

In-Circuit Serial Programming™ (ICSP) is a trademark of Microchip Technology Inc.


2.2.2 INITIAL SERIAL INSTRUCTION OPERATION

Upon ICSP mode entry, the CPU is idle. The execution of the CPU is governed by a state machine. The CPU clock source comes from RB6 which also acts as the serial shift clock. The first clock transition on RB6 is absorbed after RESET. While the first instruction is being clocked in, a forced NOP is executed. Following the FNOP instruction execution and the next shifting in of the next instruction, the serial state machine will do one of three things depending upon the 4-bit instruction that was fetched:

- 1. If the instruction fetched was a NOP, the state machine will suspend the CPU awaiting a 16-bit wide instruction to be shifted in.
- 2. If the instruction is a TBLWT, the state machine suspends the CPU from execution while sixteen bits of data are shifted in as data for the TBLWT instruction.
- 3. If the instruction is a TBLRD, then execution of the TBLRD instruction begins immediately for eight clock cycles, followed by eight clock cycles where the contents of the TABLAT register is shifted out onto RB7.

Once sixteen clock cycles have elapsed, the next 4-bit instruction is fetched while the current instruction is executed. Each instruction type is described in later sections.





2.2.3 NOP SERIAL INSTRUCTION EXECUTION


The NOP serial instruction is used to allow execution of all other instructions not included in Table 2-1. When the NOP instruction is fetched, the serial execution state machine suspends the CPU for 16 clock cycles. During these 16 clock cycles, all 16-bits of an instruction are fed into the CPU and the NOP instruction is discarded. Once all 16 bits have been shifted in the state machine will allow the instruction to be executed for the next 4 clock cycles.

Note: 16-bit TBLWT and TBLRD instructions are not permitted. They will cause timing problems with the serial state machine. If the user wishes to perform a TBLWT or TBLRD instruction, it must be performed as a 4-bit instruction.


2.2.4 ONE CYCLE 16-BIT INSTRUCTIONS

If the instruction fetched is a one cycle instruction, then the instruction operation will be completed in the 4 clock cycles following the instruction fetched. During instruction execution, the next 4-bit serial instruction is fetched (See Figure 2-2).

FIGURE 2-2: SERIAL INSTRUCTION TIMING FOR 1 CYCLE 16-BIT INSTRUCTIONS








PIC18CXXX





2.3 <u>Serial Instruction Execution For Two</u> Cycle, One Word Instructions

When a NOP instruction is fetched, the serial execution state machine suspends the CPU for 16 clock cycles. During these 16 clock cycles, all 16-bits of an instruction are fed in and the NOP instruction is discarded.

If the instruction fetched is a two cycle, one word instruction, then the instruction operation will require a second "dummy fetch" to be performed before the instruction execution can be completed. The first cycle of the instruction will be executed in the 4 clock cycles following the instruction fetched. During the first cycle of instruction execution, the next 4-bit serial instruction is fetched. In order to perform the second half of the two cycle instruction, this 4-bit instruction loaded in must be a NOP, so that state machine will remain idle for the second half of the instruction. Following the fetch of the second NOP, the state machine will shift 16-bits of data that will be discarded. After the 16-bits of data is shifted in, the state machine will release the CPU, and allow it to perform the second half of the two cycle instruction. During the second half of the two cycle instruction execution, the next 4-bit instruction is loaded (See Figure 2-5).




FIGURE 2-5: 2 CYCLE 1 WORD 16-BIT INSTRUCTION SEQUENCE

2.4 <u>Serial Instruction Execution For Two</u> Word, Two Cycle Instructions

After a NOP instruction is fetched, the serial execution state machine suspends the CPU in the Q4 state for 16 clock cycles. During these 16 clock cycles, all 16bits of an instruction are fed in and the NOP instruction is discarded.

If the 16-bit instruction fetched is a two cycle, two word instruction, then the instruction operation will require a second operand fetch to be performed before the instruction execution can be completed. The first cycle of the instruction will be executed in the 4 clock cycles following the 16-bit instruction fetch. During the first cycle of instruction execution, the next 4-bit serial instruction is fetched. In order to perform the second half of the two cycle instruction, this 4-bit instruction loaded in must also be a NOP, so that the state machine will remain idle for the second half of the instruction. Following the fetch of the second NOP, the state machine will shift 16-bits of data that will be used as an operand for the two cycle instruction. After the 16-bits of data are shifted in, the state machine will release the CPU, and allow it to execute the second half of the two cycle instruction. During the second half of the two cycle instruction execution, the next 4-bit instruction is loaded (see Figure 2-6).






FIGURE 2-6: 16-BIT 2 CYCLE 2 WORD INSTRUCTION SEQUENCE





PIC18CXXX





2.5 <u>TBLWT Instruction</u>

The $\ensuremath{\mathtt{TBLWT}}$ instruction is a unique two cycle instruction.

All forms of TBLWT instructions (post/pre-increment, post decrement, etc.) are encoded as 4-bit special instructions. This is useful as TBLWT instructions are used repeatedly in ICSP mode. A 4-bit instruction will minimize the total number of clock cycles required to perform programming algorithms.

The TBLWT instruction sequence operates as follows:

- 1. The 4-bit TBLWT instruction is read in by the state machine on RB7 during the 4 clock cycle execution of the instruction fetched previous to the TBLWT (which is an FNOP if the TBLWT is executed following a reset).
- 2. Once the state machine recognizes that the instruction fetched is a TBLWT, the state machine proceeds to fetch in the 16-bits of data that will be written into the program memory location pointed to by the TBLPTR.
- 3. The serial state machine releases the CPU to execute the first cycle of the TBLWT instruction while the first 4 bits of the 16-bit data word are shifted in. After the first cycle of TBLWT instruction has completed the state machine shifts in the remaining 12 of the sixteen bits of data. The data word will not be used until the second cycle of the instruction.
- 4. After all 16-bits of data are shifted in and the first cycle of the TBLWT is performed, the CPU is allowed to execute the second cycle of the TBLWT operation, programming the current memory location with the 16-bit value. The next instruction following the TBLWT instruction is shifted in during the execution of the second cycle (See Figure 2-9).

The TBLWT instruction is used in ICSP mode to program the EPROM array. When writing a 16-bit value to the EPROM, ID locations, or configuration locations, the device, RB6, must be held high for the appropriate programming time during the TBLWT instruction as specified by parameter P9.

When RB6 is asserted low the device will cease programming the specified location.

After RB6 is asserted low, RB6 is held low for the time specified by parameter P10, to allow high voltage discharge of the program memory array.






FIGURE 2-9: TBLWT INSTRUCTION SEQUENCE

FIGURE 2-10: TBLWT SERIAL INSTRUCTION FLOW AFTER RESET







2.6 <u>TBLRD</u> Instruction

The $\ensuremath{\mathtt{TBLRD}}$ instruction is another unique two cycle instruction.

All forms of TBLRD instructions (post/pre-increment, post decrement, etc.) are encoded as 4-bit special instructions. This is useful as TBLRD instructions are used repeatedly in ICSP mode. A 4-bit instruction will minimize the total number of clock cycles required to perform programming algorithms.


The TBLRD instruction sequence operates as follows:

- 1. The 4-bit TBLRD instruction is read in by the state machine on RB7 during the 4 clock cycle execution of the instruction fetched previous to the TBLRD (which is an FNOP if the TBLRD is executed following a reset).
- 2. Once the state machine recognizes that the instruction fetched is a TBLRD, the state machine releases the CPU and allows execution of the first and second cycles of the TBLRD instruction for eight clock cycles. When the TBLRD is performed, the contents of the program memory byte pointed to by the TBLPTR is loaded into the TABLAT register.
- After eight clock cycles have transitioned on RB6, and the TBLRD instruction has completed, the state machine will suspend the CPU for eight clock cycles. During these eight clock cycles, the state machine configures RB7 as an output, and will shift out the contents of the TABLAT register onto RB7 LSb first.
- 4. When the state machine has shifted out all eight bits of data, the state machine suspends the CPU to allow an instruction pre-fetch. Four (4) clock cycles are required on RB6 to shift in the next 4-bit instruction.


Q Cycles Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 MCLR/VPP = VIHH RB6 (Clock) ₽5 **P**5 P6 RB7 (Data) LSb 2 6 MSb 0 1 3 4 5 0 0 No Execution takes place, Fetch Next 4-bit instruction Execute Cycle 1 TBLRD Shift Data Out From TABLAT Execute PC-2 Fetch TBLRD Execute Cycle 2 TBLRD RB7 = Input RB7 = Input RB7 = Output **ICSP Mode**

FIGURE 2-12: TBLRD INSTRUCTION SEQUENCE









2.6.1 SOFTWARE COMMANDS

ICSP commands of the PICmicro[®] MCU are supported in the PIC18CXXX family by simply combining CPU instructions. Once in In-Circuit Serial Programming (ICSP) mode, the instructions are loaded into a shift register, and the device waits for a command to be received. The ICSP commands for the PIC16CXXX family are now "pseudo-commands" and are shown in Table 2-2. The following sections are a description of how the pseudo-commands can be implemented using CPU instructions.

ICSP Command		Golden Gate Instructions							
Load Configuration	5				MOVLW #Address3	MOVWF TBLPTRU			
Load Data	Not needed.	Data encoded	in 4-bit TBL	WT instruction	on sequence.				
Read Data	TBLRD instru	uction							
Increment Address	Not needed.	Use TBLWT wi	th increment/	decrement (T	BLWT *+/*-).				
Load Address	MOVLW #Addr_low	MOVWF TBLPTRL	MOVLW #Addr_high	MOVWF TBLPTRH	MOVLW #Addr_upper	MOVWF TBLPTRU			
Reset Address			MOVWF TBLPTRU						
Begin programming	TBLWT	TBLWT							
End Programming	Not needed.	Programming	will cease at	the end of '	TBLWT executio	on.			


TABLE 2-2: ICSP PSEUDO COMMAND MAPPING

2.6.2 RESET ADDRESS

A reset of the program memory pointer is a write to the upper, high, and low bytes of the TBLPTR. To reset the program memory pointer, the following instruction sequence is used.

NOP			;(4-BIT	INSTRUCTION)
MOVLW	00h			
NOP			;(4-BIT	INSTRUCTION)
MOVWF	TBLPTRU,	0		
NOP			;(4-BIT	INSTRUCTION)
MOVWF	TBLPTRH,	0		
NOP			;(4-BIT	INSTRUCTION)
MOVWF	TBLPTRL,	0		

FIGURE 2-15: RESET ADDRESS SERIAL INSTRUCTION SEQUENCE




2.6.3 LOAD ADDRESS

This is used to load the address pointer to the Program Memory with a specific 22-bit value. This is useful when a specific range of locations are to be accessed. To load the address into the table pointer, the following commands must be used:

NOP		; 4-bit instruction
MOVLW	Low_Address	
NOP		; 4-bit instruction
MOVWF	TBLPTRL, 0	
NOP		; 4-bit instruction
MOVLW	High_Address	
NOP		; 4-bit instruction
MOVWF	TBLPTRH, 0	
NOP		; 4-bit instruction
MOVLW	Upper_Address	
NOP		; 4-bit instruction
MOVWF	TBLPTRU, 0	

FIGURE 2-16: LOAD ADDRESS SERIAL INSTRUCTION SEQUENCE



2.6.4 ICSP BEGIN PROGRAMMING

Programming is performed by executing a TBLWT instruction. In ICSP mode the TBLWT instruction sequence will include 16-bits of data that are shifted into a data buffer, and then written to the word location that is addressed by the TBLPTR. Although the TBLPTR addresses the program memory on a byte wide boundary, all 16-bits of data that are shifted in during the TBLWT sequence are written at once. The 16-bits are shifted into the TABLAT and buffer registers. The TBLPTR points to the word that will be programmed; it can point to either the high or the low byte. (See Figure 2-17).

The sequence for programming a location could occur as follows:

- 1. Setup the TLBPTR with the first ok address to be programmed (even or odd byte).
- 2. Shift in a 4 bit TBLWT instruction.
- 3. 16-bits of data are then shifted in for programming both high and low byte of the first programmed location.
- 4. Execute TBLWT instruction to program location.
- Verify high byte (odd address) by executing TLBRD *- (post-decrement). (If TBLPTR pointing at odd address.)
- Verify low byte (even address) by executing TLBRD *+ (post-increment). TBLPTR is pointing to odd address again.
- 7. If location doesn't verify, go back to step 4.
- 8. If location does verify, begin 3x overprogramming.

The TBLWT instruction offers flexibility with multiple addressing modes: pre-increment, post-increment, post decrement, and no change of the TBLPTR. These modes eliminate the need for the increment address command sequence.




FIGURE 2-17: DATA BUFFERING SCHEME FOR ICSP

2.6.5 PROGRAMMING INSTRUCTION SEQUENCE

The series of instructions needed to execute a programming sequence is as follows. Many of the instruction sequences used in the following example are also shown in previous sections.

NOP		'	4-bit instruction Set up low byte
MOVLW NOP	Low_Byte_Address		of program address = 00 4-bit instruction
MOVWF	TBLPTRL, 0		
NOP		'	4-bit instruction Set up high byte of program address
MOVLW	High Byte Address	;	= 00
NOP			4-bit instruction
MOVWF	TBLPTRH, 0		
NOP		;	4-bit instruction
		;	Set up upper byte
		;	of program
		;	address
MOVLW	Upper_Byte_Address		= 00
NOP		'	4-bit instruction
MOVWF	TBLPTRU, 0		Program data byte
		;	included in TBLWT
		;	instruction
		;	sequence
TBLWT+	*	;	TBLPTR = 000000h

A write of a program memory location with an odd or an even address causes a long write cycle in ICSP mode. The 16-bit data is encoded in the TBLWT sequence and is loaded into the temporary buffer register for word wide writes.

The user must wait $100 \,\mu s$ for the long write to complete before the next instruction is executed.

2.6.6 VERIFY SEQUENCE

The table pointer = 000001h in the last example. A TBLRD will then read the odd address byte of the current program word address location first. The verify sequence will be as follows:

```
; Read/verify high byte first
	TBLRD*-
; TBLPTR = 0000 post-dec
; Read/verify low byte
	TBLRD*
```

The first TBLRD decrements the table pointer to point to the even address byte of the current program word. After the first and second cycle of the TBLRD are performed, all 8-bits of data are shifted out on RB7. The fetch of the second TBLRD occurs on the next 4 clock cycles. The second TBLRD does not modify the table pointer address. This allows another programming cycle (TBLWT+*) to take place if the verify doesn't match the program data without having to update the table pointer.

If the contents of the verify do not match the intended program data word, then the TBLWT instruction must be repeated with the correct contents of the current program word. Therefore, only one instruction needs to be performed to repeat the programming cycle:

TBLWT+*

2.6.7 3X OVER PROGRAMMING

Once a location has been both programmed and verified over a range of voltages, 3x over programming should be applied. In other words, apply three times the number of programming pulses that were required to program a location in memory, to ensure a solid programming margin.

This means that every location will be programmed a minimum of 4 times (1 + 3x over programming).

FIGURE 2-18: DETAILED PROGRAMMING FLOW CHART – PROGRAM MEMORY





FIGURE 2-19: DETAILED PROGRAMMING FLOW CHART – PROGRAM MEMORY (CONTINUED)



2.6.8 LOAD CONFIGURATION

The Configuration registers are located in ok memory, and are only addressable when the high address bit of the TBLPTR (bit 21) is set. Test program memory contains test memory, configuration registers, calibration registers, and ID locations. The desired address must be loaded into all three bytes of the table pointer to program specific ID locations or the configuration bits. To program the configuration registers, the following sequence must be followed:

NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVLW instruction
MOVLW	03h
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVWF instruction
	; Enable Test memory
MOVWF	TBLPTRU, 0
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVLW instruction
MOVLW	Low_Config_Address
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVWF instruction
MOVWF	TBLPTRL, 0
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVLW instruction
MOVLW	; High_Config_Address
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVWF instruction
MOVWF	TBLPTRH, 0
NOP	; 4-bit instruction
	; shift in 16-bit
	; MOVLW instruction
TBLWT	*+
	; 16-bits of data are
	; shifted in for write
	; of config1L and
	; config1H TBLWT is a
	; 4-bit special
	; instruction Wait
	; 100 μsec for programming

2.6.9 END PROGRAMMING

When programming occurs, 16 bits of data are programmed into memory. The 16-bits of data are shifted in during the TBLWT sequence. After the programming command (TBLWT) has been executed, the user must wait for 100 μ s until programming is complete, before another command can be executed by the CPU. There is no command to end programming.

RB6 must remain high for as long as programming is desired. When RB6 is lowered programming will cease.

After the falling edge occurs on RB6, RB6 must be held low for a period of time so that a high voltage discharge can be performed to ensure that the program array isn't stressed at high voltage during execution of the next instruction. The high voltage discharge will occur while RB6 is low following the programming time. FIGURE 2-20: SYMBOLIC PROGRAMMING FLOW CHART – CONFIG WORD / ID LOCATION





FIGURE 2-21: DETAILED PROGRAMMING FLOW CHART – CONFIG WORD



PIC18CXXX






FIGURE 2-22: DETAILED PROGRAMMING FLOW CHART – CONFIG WORD

FIGURE 2-23: DETAILED PROGRAMMING FLOW CHART – ID LOCATION







3.0 CONFIGURATION WORD

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h – 3FFFFFh).

Filename		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default / unprogrammed value
300000h	CONFIG1L	CP	CP	CP	CP	CP	CP	CP	CP	1111 1111
300001h	CONFIG1H	RES ¹	RES ¹	OSCSEN	_	—	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	—	_	—	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H			_		WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	_	_	—	—	—	—	_	CCP2MX	1
300006h	CONFIG4L	—	_	—	_	—	—	RES ¹	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, grayed cells are unimplemented read as 0

Note 1: Resvered – Read as 1.

ReservedReserved \overline{OSCSEN} FOSC2FOSC1FOSC0bit 7bit 7bit 0bit 7 Reserved: Read as '1'bit 0bit 5 \overline{OSCSEN} : Oscillator System Clock Switch Enable bit 1 =Oscillator system clock switch option is disabled (OSCA is source) 0 =Oscillator system clock switch option is enabled (OSCA \rightarrow OSCB, OSCB \rightarrow OSCA switching is enabled) $\overline{OSCA} \rightarrow OSCB, OSCB \rightarrow OSCA switching is enabled)bit 4-3Reserved: Read as '0'\overline{OSC2:FOSC0}: Oscillator Selection bits111 = RC oscillator w/ OSC2 configured as RA6110 = HS oscillator w/ OSC2 configured as RA6100 = EC oscillator w/ OSC2 configured as RA6100 = EC oscillator w/ OSC2 configured as divide by 4 clock output011 = RC oscillator010 = HS oscillator010 = HS oscillatorLegendR = Readable bitP = Programmable bitU = Unimplemented bit, read as '0'u = Unchanged from programmed state$		R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1		
bit 7-6 Reserved: Read as '1' bit 5 OSCSEN: Oscillator System Clock Switch Enable bit 1 =Oscillator system clock switch option is disabled (OSCA is source) 0 =Oscillator system clock switch option is enabled (OSCA → OSCB, OSCB → OSCA switching is enabled) bit 4-3 Reserved: Read as '0' FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc1) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 010 = HS oscillator 000 = LP oscillator Legend R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'		Reserved	Reserved	OSCSEN		_	FOSC2	FOSC1	FOSC0		
bit 5 OSCSEN: Oscillator System Clock Switch Enable bit 1 =Oscillator system clock switch option is disabled (OSCA is source) 0 =Oscillator system clock switch option is enabled (OSCA → OSCB, OSCB → OSCA switching is enabled) bit 4-3 Reserved: Read as '0' bit 2-0 FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator w/ OSC2 configured as RA6 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator U Legend R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'		bit 7							bit 0		
bit 5 OSCSEN: Oscillator System Clock Switch Enable bit 1 = Oscillator system clock switch option is disabled (OSCA is source) 0 = Oscillator system clock switch option is enabled (OSCA → OSCB, OSCB → OSCA switching is enabled) bit 4-3 Reserved: Read as '0' bit 2-0 FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator w/ OSC2 configured as RA6 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator 000 = LP oscillator 000 = LP oscillator P = Programmable bit U = Unimplemented bit, read as '0'											
1 =Oscillator system clock switch option is disabled (OSCA is source) 0 =Oscillator system clock switch option is enabled (OSCA → OSCB, OSCB → OSCA switching is enabled) bit 4-3 Reserved: Read as '0' bit 2-0 FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 100 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc1) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = LP oscillator 000 = LP oscillator 000 = LP oscillator P = Programmable bit U = Unimplemented bit, read as '0'	bit 7-6	Reserved: Read as '1'									
bit 2-0 FOSC2:FOSC0 : Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc1) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator Legend R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'	bit 5	1 =Oscillator system clock switch option is disabled (OSCA is source) 0 =Oscillator system clock switch option is enabled									
111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc1) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 001 = HS oscillator 000 = LP oscillator 000 = LP oscillator R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'	bit 4-3	Reserved: F	Read as '0'								
R = Readable bit $P = Programmable bit$ $U = Unimplemented bit, read as '0'$	bit 2-0	FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc1) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator									
		Legend									
- n = Value when device is unprogrammed u = Unchanged from programmed state		R = Readab	le bit	P = Program	mable bit	U = Unimple	emented bit,	read as '0'			
		- n = Value when device is unprogrammed u = Unchanged from programmed state									

Register 3-1: Configuration Register 1 High (CONFIG1H: Byte Address 300001h)

Register 3-2:

R/P-1								
CP								
bit 7							bit 0	

CP: Code Protection bits (apply when in Code Protected Microcontroller Mode)

1 = Program memory code protection off

0 = AII of program memory code protected

Legend		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

PIC18CXXX

Register 3-3	Configuration Reg	nister 2 Hiah (CONFIG2H B	te Address 300003h)
negister 5-5.	ooninguration neg	JISICI Z IIIGII (

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	_	—	_	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-4 Reserved: Read as '0'

bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

111 = 1:128 110 = 1:64

101 = 1:32 100 = 1:16

011 = 1:8

010 = 1:4

001 = 1:2

000 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTE bit)

Legend		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	is unprogrammed	u = Unchanged from programmed state

Register 3-4: Configuration Register 2 Low (CONFIG2L: Byte Address 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	l	—	BORV1	BORV0	BOREN	PWRTEN
bit 7							bit 0

bit 7-4 Reserved: Read as '0'

- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
 - 11 = VBOR set to 2.5V
 - 10 = VBOR set to 2.7V
 - 01 = VBOR set to 4.2V
 - 00 = VBOR set to 4.5V

bit 1 BOREN: Brown-out Reset Enable bit ⁽¹⁾

- 1 = Brown-out Reset enabled
- 0 = Brown-out Reset disabled

Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT) regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

bit 0 **PWRTEN:** Power-up Timer Enable bit ⁽¹⁾

1 = PWRT disabled 0 = PWRT enabled

Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT) regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

Legend		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed		u = Unchanged from programmed state

•			5 5		•		,		
		U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1
		_	—	—	—	—	-	—	CCP2MX
		bit 7							bit 0
	bit 7-1	Reserved: F	Read as '0'						
	bit 0	CCP2MX: C							
			put/output is m	•					
		0 = CCP2 inj	put/output is m	uitipiexed with	RB3				
		Lagand							
		Legend	- h:1	D Due sure as	an a la la la it	II Inimala			
		R = Readabl		P = Program		U = Unimple	-		
		- n = Value v	when device is	unprogramme	d	u = Unchang	ged from pro	ogrammed sta	ate
Register 3-6	· Confi	nuration Re	gister 4 Low	CONFIGS	I. Byte Add	rees 30000F	sh)		
negister 5-0	. oomi	guiation ne			I. Dyte Auu		,,		
		U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
		_	_	—	—	—	—	Reserved	STVREN
		bit 7							bit 0
	bit 7-2	Reserved: F							
	bit 1		laintain this bi						
	bit 0		ack Full/Under						
			II/Underflow w						
		o – oldoler d							
		Legend							
		R = Readabl	e hit	P = Program	mahle hit	U = Unimple	mented hit	read as 'O'	
				0		•	-		ato
		- n = Value when device is unprogrammed u = Unchanged from						Syrammed Sta	10

Register 3-5: Configuration Register 3 High (CONFIG3H: Byte Address 300005h)

3.1 ID Locations

A user may store identification information (ID) in 8 ID locations. The ID locations are mapped in [0x200000:0x200007]. It is recommended that the user use only the 4 least significant bits of each ID location. The ID locations do not read out in a scrambled fashion after code protection is enabled. For all devices it is recommended that all ID locations are written as '1111 bbbb' where bbbb is the ID information. When the upper four bits of an ID location is written as '1111', the resulting opcode when executed is read as a NOP. This allows Reset testing of test program memory after ID locations have been programmed.

3.2 Embedding Configuration Word Information in the Hex File

To allow portability of code, a PIC18C4X programmer is required to read the configuration word locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information in the hex file, it should be to address FE00h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.3 CHECKSUM COMPUTATION

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Device	Code Protect	Checksum*	Blank Value	0xAA at 0 and max address
DIO100450	Disable	SUM[0C000:0x7FFF] + CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00	0x8148	0x809E
PIC18C452	Enabled	CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0xF + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00 + SUM_ID	0x005E	0x0068
PIC18C442	Disable	SUM[0x000:0x3FFF] + CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00		0xC09E
PIC 180442	Enabled	CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00 + SUM_ID	0x0062	0x006C
PIC18C252	Disable	SUM[0x000:0x7FF] + CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00	0x8148	0x809E
PIC 180252	Enabled	CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00 + SUM_ID	0x005E	0x0068
DIC10C040	Disable	SUM[0x000:0x3FFF] + CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00		0xC09E
PIC 180242	PIC18C242 Enabled CFGW0 & 0xFF + CFGW1 & 0x27 + CFGW2 & 0x0F + CFGW3 & 0x0F + CFGW4 & 0x00 + CFGW5 & 0x01 + CFGW6 & 0x03 + CFGW7 & 0x00 + SUM_ID		0x0062	0x006C

TABLE 3-2: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = Byte-wise sum of lower four bits of all ID locations

+ = Addition

& = Bitwise AND

4.0 **AC/DC CHARACTERISTICS** TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Op	perating	Conditions					
Operating Te	mperatur	e: +10°C \leq TA \leq +70°C, unless other	erwise state	d, (25°C is re	commende	d)	
Operating Vo	ltage:	$4.5V \le V$ DD $\le 5.25V$, unless other	erwise stated	ł.			
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Vінн	Programming Voltage on VPP/ MCLR pin and TEST pin.	VDD + 4.0	—	13.25	V	
	IPP	Programming current on MCLR pin		25	50	mA	
P1	TSER	Serial setup time	20		_	ns	
P2	TSCLK	Serial Clock period	100	—	—	ns	
P3	TSET1	Input Data Setup Time to serial clock \downarrow	15	_	_	ns	
P4	THLD1	Input Data Hold Time from serial clock \downarrow	15	_	_	ns	
P5	TDLY1	Delay between last clock \downarrow to first clock \uparrow of next command	20	—	_	ns	
P6	TDLY2	Delay between last clock ↓ of com- mand byte to first clock ↑ of read of data word	20		_	ns	
P8	Tdly4	Data input not driven to next clock input	1	—	—	ns	
P9	TDLY5	RB6 high time (minimum program- ming time)	100	—	-	μs	
P10	TDLY6	RB6 low time after programming (high voltage discharge time)	100	—	-	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25×C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC18CXXX

NOTES:



PIC16F62X

In-Circuit Serial Programming for PIC16F62X FLASH MCUs

This document includes the programming specifications for the following devices:

- PIC16F627
- PIC16F628
- PIC16LF627
- PIC16LF628

1.0 PROGRAMMING THE PIC16F62X

The PIC16F62X is programmed using a serial method. The serial mode will allow the PIC16F62X to be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16F62X devices in all packages.

PIC16F62X devices may be programmed using a single +5 volt supply (low voltage programming mode).

1.1 Hardware Requirements

The PIC16F62X requires one programmable power supply for VDD (4.5V to 5.5V) and a VPP of 12V to 14V or VPP of (4.5V to 5.5V) when using low voltage. Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC16F62X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

PIN Diagram PDIP, SOIC RA2/AN2/VREF BA1/AN1 RA3/AN3/CMP1 - RA0/AN0 RA4/T0CKI/CMP2 RA7/OSC1/CLKIN PIC16F62) RA5/MCLR/THV - RA6/OSC2/CLKOUT - VDD BB7/T1OSI **BB0/INT** 13 RB1/RX/DT - RB6/T1OSO/T1CKI RB5 **BB2/TX/CK BB3/CCF** RB4/PGM BA2/AN2/VBEE BA1/AN1 RA3/AN3/CMP1 RA0/AN0 - RA7/OSC1/CLKIN BA4/TOCKI/CMP2 PIC16F62) RA5/MCLR/THV RA6/OSC2/CLKOUT Vss VDD VSS VDD RB0/INT RB7/T1OSI RB1/RX/DT RB6/T1OSO/T1CKI RB2/TX/CK RB5 BB3/CCP1 BB4/PGM

During Programming Pin Name Function Pin Type **Pin Description** RB4 PGM Low voltage programming input if configuration bit Е equals 1 RB6 Clock input CLOCK RB7 DATA I/O Data input/output P* MCLR VTEST MODE Program Mode Select VDD Vdd Р Power Supply Ρ Vss Vss Ground

PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F62X

Legend: I = Input, O = Output, P = Power

*In the PIC16F62X, the programming high voltage is internally generated. To activate the programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x7FFF. In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x7FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x7FFF and wrap to 0x000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode as described in Section 2.3.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory. (See Figure 2-1).

2.2 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000 : 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 3-1.




FIGURE 2-1: PROGRAM MEMORY MAPPING

2.3 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage) or by applying VDD to MCLR and raising RB3 from VIL to VDD. Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note: The OSC must not have 72 osc clocks while the device MCLR is between VIL and VIHH.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the $\overline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

A device reset will clear the PC and set the address to 0. The "increment address" command will increment the PC. The "load configuration" command will se the PC to 0x2000. The available commands are shown in Table 2-1.

2.3.1 LOW-VOLTAGE PROGRAMMING MODE

When LVP bit is set to '1', the low-voltage programming entry is enabled. Since the LVP configuration bit allows low voltage programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is '1', RB4 is dedicated to low voltage programming. Bring MCLR to VDD and then RB4 to VDD to enter programming mode. All other specifications for high-voltage ICSP[™] apply.

To disable low voltage mode, the LVP bit must be programmed to '0'. This must be done while entered with high voltage entry mode (LVP bit= 1). RB4 is now a general purpose I/O pin.

2.3.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first.

Therefore, during a read operation the LSB will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.3.2.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).


2.3.2.2 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.


Command		Mapping (MSB LSB)					Data
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0
Load Data for Program Memory	Х	Х	0	0	1	0	0, data (14), 0
Read Data from Program Memory	Х	Х	0	1	0	0	0, data (14), 0
Increment Address	Х	Х	0	1	1	0	
Begin Erase Programming Cycle	0	0	1	0	0	0	
Begin Programming Only Cycle	0	1	1	0	0	0	
Load Data for Data Memory	Х	Х	0	0	1	1	0, data (14), 0
Read Data from Data Memory	Х	Х	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	Х	Х	1	0	0	1	
Bulk Erase Data Memory	Х	Х	1	0	1	1	

TABLE 2-1: COMMAND MAPPING FOR PIC16F627/PIC16F628

FIGURE 2-2: PROGRAM FLOW CHART - PIC16F62X PROGRAM MEMORY







2.3.2.3 LOAD DATA FOR DATA MEMORY

After receiving this command, the chip will load in a 14bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus only the first 8-bits of data after the start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains 64 words. Only the lower 8-bits of the PC are decoded by the data memory, and therefore if the PC is greater than 0x3F, it will wrap around and address a location within the physically implemented memory. If the device is code protected, the data is read as all zeros.

2.3.2.4 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.3.2.5 READ DATA FROM DATA MEMORY

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8bits wide, and therefore, only the first 8-bits that are output are actual data.

2.3.2.6 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.3.2.7 BEGIN ERASE/PROGRAM CYCLE

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.3.2.8 BEGIN PROGRAMMING

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

2.3.2.9 BULK ERASE PROGRAM MEMORY

After this command is performed, the next program command will erase the entire program memory.

To perform a bulk erase of the program memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase User Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

If the address is pointing to the test program memory (0x2000 - 0x200F), then both the user memory and the test memory will be erased. The configuration word will not be erased, even if the address is pointing to location 0x2007.

Note: If the device is code-protected, the BULK ERASE command will not work.

2.3.2.10 BULK ERASE DATA MEMORY

To perform a bulk erase of the data memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase Data Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

Note: All BULK ERASE operations must take place at 4.5 to 5.5 VDD range.

2.4 <u>Programming Algorithm Requires</u> Variable VDD

The PIC16F62X uses an intelligent algorithm. The algorithm calls for program verification at VDDmin. as well as VDDmax. Verification at VDDmin. guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (See Table 5-1).

VDDP = VCC range required during programming.

VDDmin. = minimum operating VDD spec for the part.

VDDmax.= maximum operating VDD spec for the part.

Programmers must verify the PIC16F62X at its specified VDD max. and VDDmin levels. Since Microchip may introduce future versions of the PIC16F62X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note:	Any programmer not meeting these
	requirements may only be classified as
	"prototype" or "development" programme
	but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16F62X has several configuration bits. These bits can be set (reads '0') or left unchanged (reads '1') to select various device configurations.

3.1 <u>Device ID Word</u>

The device ID word for the PIC16F62X is located at 2006h.

FIGURE 3-1: CONFIGURATION WORD FOR PIC16F877/876/873

CP1	CP	0 CP1	CP0	-	CPD	LVP	BODEN	MCLRE	FOSC2	PWRTE	WDTE	F0SC1	F0SC0	Register: Address	CONFIG 2007h
bit13													bit0	Audress	200711
bit 13-	10: (CP1:CP	0: Co	de Pr	otect	ion bi	ts ⁽²⁾								
		Code pr						nory							
		11 = Pr						off							
		10 = 040													
		01 = 020													
		00 = 000													
		Code_pr													
		$11 = \Pr($	-		-										
		10 = Prc						off							
		01 = 020													
h:+ 0.		00 = 000 CPD: Da													
bit 8:		1 = Data													
		D = Data													
				-	•										
bit 7:		LVP: Lo													
								w voltage							
	(0 = RB4	/PGM	is dig	jital I/C	D, HV	on MCL	.R must b	e used fo	r program	nming				
bit 6:		BODEN	Brow	/n-out	Dete	ct Res	set Enat	le bit (1)							
		1 = BOD	reset	t enat	oled										
	() = BOD	reset	t disal	oled										
bit 5:	1	MCLRE	BA5	MCL	Rnin	functio	n selec	ł							
511 0.		1 = RA5													
), MCLR	internally	tied to V	DD				
L:1 O.	_	PWRTE		•			-		,,						
bit 3:		PWRIE 1 = PWF				Enac	ble bit								
		D = PWF													
bit 2:		WDTE: \		-	imer	Enabl	e bit								
		1 = WD1													
	(D = WDT	disal	bled											
bit 4,1-	-0: I	FOSC2:	FOSC	: Os	cillato	or Sele	ection bi	ts ⁽⁴⁾							
		111 = E	R osc	illator	CLK	DUT f	unction	on RA6/C	SC2/CL	OUT pin	, Resisto	r on RA7/	OSC1/CL	KIN	
		110 = E	R osc	illator	: I/O fi	unctio	n on RA	6/OSC2/0	CLKOUT	pin, Resis	stor on R	A7/OSC1	/CLKIN		
		101 = IN	ITRC	oscilla	ator: C	LKO	JT funct	ion on RA	6/OSC2/	CLKOUT	pin, I/O	function c	on RA7/OS	SC1/CLKIN	
													7/OSC1/C	LKIN	
								C2/CLKC							
													OSC1/CLI	KIN	
								n RA6/O							
		000 = LI	OSCI	llator:	Low	ower	crystal	on RA6/C	SC2/CLF	COUT and	d RA7/OS	SC1/CLKI	IN		
Noto 1	1. 1	Enabling	Rrow	m-out	Rasa	t auto	matical	anahlee	Power-u	n Timor (E		nardless	of the val	ue of bit PW	
NOLE								Brown-o				gaiuless			TTE. EIISUI
\$							-					e protecti	on schem	e listed. The	entire pro-
4								de protect				o proteoti	on conell		
2								•			s turned o	off. The ca	alibration	space in the	test memor
		s not er							pr						

TABLE 3-1:

Device	Device ID Value								
Device	Dev	Rev							
PIC16F627	00 0111 111	X XXXX							
PIC16F628	00 0111 001	x xxxx							

4.0 CODE PROTECTION

For PIC16F62X devices, once code protection is enabled, all program memory locations read all 0's. The ID locations and the configuration word read out in an unscrambled fashion. Further programming is disabled for the entire program memory as well as data memory. It is possible to program the ID locations and the configuration word.

4.1 Disabling Code-Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (code protect bit = 1) using this procedure; however, **all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised.** Procedure to disable code protect:

- a) Execute load configuration (with a '1' in bit 4, code protect).
- b) Increment to configuration word location (0x2007)
- c) Execute command (000001)
- d) Execute command (000111)
- e) Execute 'Begin Programming' (001000)
- f) Wait 10 ms
- g) Execute command (000001)
- h) Execute command (000111)

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F62X, the EEPROM data memory should also be embedded in the hex file (see Section 5.1).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

4.3 CHECKSUM COMPUTATION

4.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F62X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F62X. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F62X devices is shown in Table 4-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16F627	OFF	SUM[0x0000:0x3FFF] + CFGW & 0x3DFF	0x39FF	0x05CD
	0x200 : 0x3FF	SUM[0x0000:0x01FF] + CFGW & 0x3DFF + SUM_ID	0x4DFE	0xFFB3
	ALL		0x3BFE	0x07CC
PIC16F628	OFF	SUM[0x0000:0x07FF] + CFGW & 0x3DFF	0x35FF	0x01CD
	0x400 : 0xFFF	SUM[0x0000:0x03FF] + CFGW & 0x3DFF +SUM_ID	0x5BFE	0x0DB3
	0x200 : 0x7FF	SUM[0x0000:0x01FF] + CFGW & 0x3DFF + SUM_ID	0x49FE	0xFBB3
	ALL	CFGW & 0x3DFF + SUM_ID	0x37FE	0x03CC

TABLE 4-1: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

5.1 Embedding Data EEPROM Contents in Hex File


The programmer should be able to read data EEPROM information from a hex file and conversely (as an option) write data EEPROM contents to a hex file along with program memory information and fuse information.

The 64 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.


TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

	ess other $\Delta \leq +70^\circ$ VDD $\leq 5.0^\circ$	°C				
Characteristics	Sym	Min	Тур	Max	Units	Conditions/Comments
General				-	-	
VDD level for word operations, program memory	VDD	2.0		5.5	v	
VDD level for word operations, data mem- ory	VDD	2.0		5.5	v	
VDD level for bulk erase/write operations, program and data memory	VDD	4.5		5.5	v	
High voltage on MCLR and RA4/T0CKI for test-mode entry	VIHH	VDD + 3.5		13.5	v	
MCLR rise time (VSS to VHH) for test mode entry	tVHHR			1.0	μs	
(RB6, RB7) input high level	VIH1	0.8VDD			V	Schmitt Trigger input
(RB6, RB7) input low level	VIL1	0.2VDD			V	Schmitt Trigger input
RB<7:4> setup time before MCLR↑ (test mode selection pattern setup time)	tset0	100			ns	
RB<7:4> hold time after MCLR↑ (test mode selection pattern setup time)	thld0	5			μs	
Serial Program/Verify						
Data in setup time before ${\sf clock} \downarrow$	tset1	100			ns	
Data in hold time after clock \downarrow	thld1	100			ns	
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			μs	
Delay between clock↓ to clock↑ of next command or data	tdly2	1.0			μs	
Clock [↑] to data out valid (during read data)	tdly3	80			ns	
Parallel Program/Verify						
Data in setup time before clock \downarrow	tset0	1.0			μs	
Data in hold time after clock \downarrow	thld0	1.0			μs	
RB6 and RB7 setup time before clock \downarrow	tset1	1.0			μs	
RB6 and RB7 hold time after clock \downarrow	thld1	1.0			μs	
RA4/T0CKI (clock)↓ to (clock)↑	tdly4	2.0			μs	
RB7 (data/command select input) setup before RA4/T0CKI (clock)↑	tset2	1.0			μs	
RB7 (data/command select input) hold time after RA4/T0CKI (clock) \downarrow	thld2	1.0			μs	
RA4/T0CKI (clock)↑ to data out valid	tdly5	1.0			μs	
RB6 (hi/lo select) valid to data out valid	tdly6	1.0			μs	
Erase cycle time	tera		2	5	ms	
Programming cycle time	tprog		2	5	ms	
Time delay from program to compare (HV discharge time)	tdis	0.5			μs	














© 2000 Microchip Technology Inc.

PIC16F62X

NOTES:



PIC16F8X

In-Circuit Serial Programming for PIC16F8X FLASH MCUs

This document includes the programming specifications for the following devices:

- PIC16F83
- PIC16CR83
- PIC16F84
- PIC16CR84
- PIC16F84A
- PIC16F877

1.0 PROGRAMMING THE PIC16F8X

The PIC16F8X is programmed using a serial method. The serial mode will allow the PIC16F8X to be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16F8X devices in all packages.


1.1 Hardware Requirements

The PIC16F8X requires one programmable power supply for VDD (4.5V to 5.5V) and a VPP of 12V to 14V. Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC16F8X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

Pin Diagram



	During Programming										
Pin Name	Function	Pin Type	Pin Description								
RB6	CLOCK	I	Clock input								
RB7	DATA	I/O	Data input/output								
MCLR	VTEST MODE	P*	Program Mode Select								
Vdd	Vdd	Р	Power Supply								
Vss	Vss	Р	Ground								

PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F8X

Legend: I = Input, O = Output, P = Power

*In the PIC16F8X, the programming high voltage is internally generated. To activate the programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K), of which 1K (0x0000 - 0x03FF) is physically implemented. In actual implementation the onchip user program memory is accessed by the lower 10-bits of the PC, with the upper 3-bits of the PC ignored. Therefore if the PC is greater than 0x3FF, it will wrap around and address a location within the physically implemented memory. (See Figure 2-1).

In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000 or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode as described in Section 2.3.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory. (See Figure 2-1).

2.2 ID Locations


A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000 : 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-2.

To understand the scrambling mechanism after code protection, refer to Section 4.0.

PIC16F8X





2.3 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note:	The OSC must not have 72 osc clocks
	while the device MCLR is between VIL and
	Vihh.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the $\overline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

2.3.1 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first.

Therefore, during a read operation the LSB will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.3.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

2.3.1.2 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.


TABLE 2-1: COMMAND MAPPING FOR PIC16F83/CR83/F84/CR84


Command		Мар	Data				
Load Configuration	0	0	0	0	0	0	0, data (14), 0
Load Data for Program Memory	0	0	0	0	1	0	0, data (14), 0
Read Data from Program Memory	0	0	0	1	0	0	0, data (14), 0
Increment Address	0	0	0	1	1	0	
Begin Programming	0	0	1	0	0	0	
Load Data for Data Memory	0	0	0	0	1	1	0, data (14), 0
Read Data from Data Memory	0	0	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	0	0	1	0	0	1	
Bulk Erase Data Memory	0	0	1	0	1	1	


TABLE 2-2: COMMAND MAPPING FOR PIC16F84A/PIC16F877

Command		Мар	Data				
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0
Load Data for Program Memory	Х	Х	0	0	1	0	0, data (14), 0
Read Data from Program Memory	Х	Х	0	1	0	0	0, data (14), 0
Increment Address	Х	Х	0	1	1	0	
Begin Erase Programming Cycle	0	0	1	0	0	0	
Begin Programming Only Cycle	0	1	1	0	0	0	
Load Data for Data Memory	Х	Х	0	0	1	1	0, data (14), 0
Read Data from Data Memory	Х	Х	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	Х	Х	1	0	0	1	
Bulk Erase Data Memory	х	Х	1	0	1	1	









2.3.1.3 LOAD DATA FOR DATA MEMORY

After receiving this command, the chip will load in a 14bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus only the first 8-bits of data after the start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains 64 words. Only the lower 8-bits of the PC are decoded by the data memory, and therefore if the PC is greater than 0x3F, it will wrap around and address a location within the physically implemented memory.

2.3.1.4 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.3.1.5 READ DATA FROM DATA MEMORY

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8bits wide, and therefore, only the first 8-bits that are output are actual data.

2.3.1.6 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.3.1.7 BEGIN ERASE/PROGRAM CYCLE

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.3.1.8 BEGIN PROGRAMMING

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

2.3.1.9 BULK ERASE PROGRAM MEMORY

After this command is performed, the next program command will erase the entire program memory.

To perform a bulk erase of the program memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase User Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

If the address is pointing to the test program memory (0x2000 - 0x200F), then both the user memory and the test memory will be erased. The configuration word will not be erased, even if the address is pointing to location 0x2007

For PIC16F84 perform the following commands:

- 1. Issue Command 2 (write program memory).
- 2. Send out 3FFFH data.
- 3. Issue Command 1 (toggle select even rows).
- 4. Issue Command 7 (toggle select even rows).
- 5. Issue Command 8 (begin programming)
- 6. Delay 10 ms
- 7. Issue Command 1 (toggle select even rows).
- 8. Issue Command 7 (toggle select even rows).

Note:	lf	the	dev	vice	is	code-prot	tected
	(Pl	C16F84	4A),	the	BULK	ERASE	com-
	ma	nd will	not v	vork.			

2.3.1.10 BULK ERASE DATA MEMORY

To perform a bulk erase of the data memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase Data Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

For PIC16F84 perform the data memory).

- 5. Send out 3FFFH data.
- 6. Issue Command 1 (toggle select even rows).
- 7. Issue Command 7 (toggle select even rows).
- 8. Issue Command 8 (begin data)
- 9. Delay 10 ms
- 10. Issue Command 1 (toggle select even rows).

Issue Command 7 (toggle select even rows).

Note: All BULK ERASE operations must take place at 4.5 to 5.5 VDD range.

2.4 <u>Programming Algorithm Requires</u> Variable VDD

The PIC16F8X uses an intelligent algorithm. The algorithm calls for program verification at VDDmin. as well as VDDmax. Verification at VDDmin. guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (See Table 5-1).

VDDP = VCC range required during programming.

VDDmin. = minimum operating VDD spec for the part.

VDDmax.= maximum operating VDD spec for the part.

Programmers must verify the PIC16F8X at its specified VDD max. and VDDmin levels. Since Microchip may introduce future versions of the PIC16F8X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16F8X has five configuration bits. These bits can be set (reads '0') or left unchanged (reads '1') to select various device configurations.

3.1 Device ID Word

The device ID word for the PIC16F8XX is located at 2006h.

TABLE 3-1:

Device	Device ID Value								
Device	Dev	Rev							
PIC16F84A	00 0101 010	0 0000							
PIC16F877	00 1001 101	0 0000							

FIGURE 3-1: CONFIGURATION WORD BIT MAP FOR PIC16F83/CR83/F84/CR84/F84A

Bit Number:	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIC16F83/ F84/F84A	UP .	СР	СР	СР	СР	СР	СР	СР	СР	СР	PWRTE	WDTE	FOSC1	FOSC0
PIC16CR83/ CR84	СР	СР	СР	СР	СР	СР	DP	СР	СР	СР	PWRTE	WDTE	FOSC1	FOSC0
bit 4-13:	CP , Code Protection Configuration Bits 1 = code protection off 0 = code protection on													
bit 7:	DP , Da 1 = coo	PIC16CR83/CR84 only DP, Data Memory Code Protection Bit 1 = code protection off 0 = data memory is code protected												
bit 3:	1 = Po	E , Powe wer up t wer up t	timer di	sabled	able Co	onfigura	tion Bit							
bit 2:	WDTE, WDT Enable Configuration Bits 1 = WDT enabled 0 = WDT disabled													
bit 1-0	0 = WDT disabled FOSC<1:0 >, Oscillator Selection Configuration Bits 11: RC oscillator 10: HS oscillator 01: XT oscillator 00: LP oscillator													

FIGURE 3-2: CONFIGURATION WORD FOR PIC16F877

CP1	CP0	BKBUG	-	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0	Register:	CONFIG	7
bit13												11	bit0	Address	2007h	
bit 13-	12:															-
bit 11:	Bł	KBUG: E	Backgro	ound De	ebuggei	r Mode	(This bit	docum	nented	as reser	ved in c	data she	eet)			
							ot enable	d								
		= Backg							(2)							
bit 5-4:				-		ory Co	de Protec	ction bi	IS (-)							
		= Code = 1F00				ected										
		= 1000			•											
		= 0000			•											
bit 11:		eserved				operati	ion									
bit 10:		nimplem														
bit 9:		RT: Flas									-1					
				-			/ be writt / not be v									
bit 8:		D: Data		•				vinteri		LOONC	ontroi					
		= Code														
	0 :	= Data E	E men	nory co	de prote	ected										
bit 7:	LV	P: Low	voltage	progra	mming	Enable	e bit									
							ow voltag				əd					
			-				ist be us	ed for p	orogran	nming						
bit 6:		DDEN: E			et Enab	ole bit (1)									
		= BOR e														
		= BOR d														
bit 3:		VRTE: F			r Enabl	e bit (1)									
		= PWRT = PWRT														
	-															
bit 2:		DTE : Wa = WDT ε			Enable	bit										
		= WDT e = WDT c														
hit 1 0		DSC1:FC			or Colo	otion h	ito									
DIL 1-0		= RC o			or Sele		115									
		= HS o		-												
	01	= XT os	scillato	r												
	0 0	= LP os	scillator													
Nota 1	1· Fr	ablina F	Srown-c		et autor	natical	lv enahle	S POW	r-un T	mer (D\A	(BT) re	nardloe	s of the	value of bit F	WRTE	
NOLE							anytime		•		,	garaies			•••••	
2				•			-					protect	tion sche	eme listed.		

4.0 CODE PROTECTION

For PIC16F8X devices, once code protection is enabled, all program memory locations read all 0's. The ID locations and the configuration word read out in an unscrambled fashion. Further programming is disabled for the entire program memory as well as data memory. It is possible to program the ID locations and the configuration word.

4.1 Disabling Code-Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (code protect bit = 1) using this procedure; however, **all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised.** Procedure to disable code protect:

- a) Execute load configuration (with a '1' in bit 4, code protect).
- b) Increment to configuration word location (0x2007)
- c) Execute command (000001)
- d) Execute command (000111)
- e) Execute 'Begin Programming' (001000)
- f) Wait 10 ms
- g) Execute command (000001)
- h) Execute command (000111)

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F8X, the EEPROM data memory should also be embedded in the hex file (see Section 5.1).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CONFIGURATION WORD

PIC16F83

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
All memory	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR83

To code protect: 0000000000XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled	Read Unscrambled
All memory	Read All 0's for Program Memory, Read All 1's for Data Memory - Write Disabled	Read Unscrambled, Data Memory - Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled	Read Unscrambled

PIC16CR84

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled	Read Unscrambled
All memory	Read All 0's for Program Memory, Read All 1's for Data Memory - Write Disabled	Read Unscrambled, Data Memory - Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled	Read Unscrambled

PIC16F84

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
All memory	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16F84A

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
All memory	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16F8XX

To code protect: 00X1XXXX00XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
All memory	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations [0x2000 : 0x2003]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

Legend: X = Don't care

4.3 CHECKSUM COMPUTATION

4.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F8X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F8X. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F8X devices is shown in Table 4-2.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Device	Code Protect	Checksum*		0x25E6 at 0 and max address
PIC16F83	OFF	SUM[0x000:0x1FF] + CFGW & 0x3FFF	0x3DFF	0x09CD
	ON	CFGW & 0x3FFF + SUM_ID	0x3E0E	0x09DC
PIC16CR83	OFF	SUM[0x000:0x1FF] + CFGW & 0x3FFF	0x3DFF	0x09CD
	ON	CFGW & 0x3FFF + SUM_ID	0x3E0E	0x09DC
PIC16F84	OFF	SUM[0x000:0x3FF] + CFGW & 0x3FFF	0x3BFF	0x07CD
	ON	CFGW & 0x3FFF + SUM_ID	0x3C0E	0x07DC
PIC16CR84	OFF	SUM[0x000:0x3FF] + CFGW & 0x3FFF	0x3BFF	0x07CD
	ON	CFGW & 0x3FFF + SUM_ID	0x3C0E	0x07DC
PIC16F84A	OFF	SUM[0x000:0x3FF] + CFGW & 0x3FFF	0x3BFF	0x07CD
	ON	CFGW & 0x3FFF + SUM_ID	0x3C0E	0x07DC
PIC16F877	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0X1F00 _ 0X1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 _ 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C

TABLE 4-2: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

5.1 Embedding Data EEPROM Contents in Hex File

The programmer should be able to read data EEPROM information from a hex file and conversely (as an option) write data EEPROM contents to a hex file along with program memory information and fuse information.

The 64 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.

TABLE 5-1:AC/DC CHARACTERISTICSTIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE


Standard Operating Conditions

Operating Temperature: $+10^{\circ}C \le TA \le +40^{\circ}C$, unless otherwise stated, (25°C is recommended)Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.

Paramet er No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/ Comments
	VDDP	Supply voltage during programming	4.5	5.0	5.5	V	
	VddV	Supply voltage during verify	VDDmin		VDDmax	V	Note 1
	VIHH	High voltage on MCLR for test mode entry	12		14.0	V	Note 2
	IDDP	Supply current (from VDD) during program/verify			50	mA	
	Інн	Supply current from VIHH (on MCLR)			200	μA	
	VIH1	(RB6, RB7) input high level	0.8 Vdd			V	Schmitt Trigger input
	Vi∟1	(RB6, RB7) input low level MCLR (test mode selection)	0.2 Vdd			V	Schmitt Trigger input
P1	Tvhhr	MCLR rise time (VSS to VHH) for test mode entry			8.0	μs	
P2	Tset0	RB6, RB7 setup time (before pattern setup time)	100			ns	
P3	Tset1	Data in setup time before clock \downarrow	100			ns	
P4	Thld1	Data in hold time after clock \downarrow	100			ns	
P5	Tdly1	Data input not driven to next clock input (delay required between com- mand/data or command/command)	1.0			μs	
P6	Tdly2	Delay between clock \downarrow to clock \uparrow of next command or data	1.0			μs	
P7	Tdly3	Clock to data out valid (during read data)	80			ns	
P8	Thld0	RB <7:6> hold time after $\overline{\text{MCLR}}$	100			ns	
-	-	Erase cycle time	-	-	10	ms	
-	-	Program cycle time	-	-	10	ms	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

Note 2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.









FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





PIC16F8XX

In-Circuit Serial Programming for PIC16F8XX FLASH MCUs

This document includes the programming specifications for the following devices:

- PIC16F870 PIC16F874
- PIC16F871 PIC16F876
- PIC16F872 PIC16F877
- PIC16F873

1.0 PROGRAMMING THE PIC16F8XX

The PIC16F8XX is programmed using a serial method. The serial mode will allow the PIC16F8XX to be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16F8XX devices in all packages.

PIC16F8XX devices may be programmed using a single +5 volt supply (low voltage programming mode).

1.1 Hardware Requirements

The PIC16F8XX requires one programmable power supply for VDD (4.5V to 5.5V) and a VPP of 12V to 14V or VPP of (4.5V to 5.5V) when using low voltage In-Circuit Serial ProgrammingTM (ICSPTM). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The programming mode for the PIC16F8XX allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

Pin Diagram PDIP, SOIC 28 MCLR/VPP BB7 RA0/AN0 27 2 PIC16F876/873/872/870 26 🗖 <table-cell-rows> RB5 RA1/AN1 3 RA2/AN2/VREF 4 25 RB3 24 RA3/AN3/VREF 5 RA4/T0CKI E 23 ← RB2 6 ← RB1 22 7 RA5/AN4/SS 8 21 RB0/INT Vss 20 -VDD OSC1/CLKIN 9 Vss OSC2/CLKOUT 10 19 RC7/RX/DT RC0/T1OSO/T1CKI 11 18 RC1/T1OSI/CCP2 17 16 ← RC6/TX/CK 12 ← BC5/SDO RC2/CCP1 ---13 RC4/SDI/SDA RC3/SCK/SCL 15 14 MCL B/VPP 40 🗖 🗲 BB7 BA0/AN0 RB6 Г 2 39 RA1/AN1 🔫 38 🗆 🔫 RB5 3 BA2/AN2/VREE 37 RB4 **4** BA3/AN3/VBEE RB3 5 36 RA4/T0CKI -6 35 RB2 RA5/AN4/SS 🔫 RB1 Π7 34 ס RE0/RD/AN5 🔫 8 33 **BB0/INT** IC16F877/874/871 RE1/WR/AN6 ←→ 9 VDD 32 BE2/CS/AN7 ◀━► 10 31 Vss VDD . L 11 30 🗖 🚽 RD7/PSP7 Vss _ 12 29 🗖 🔫 BD6/PSP6 OSC1/CLKIN -- 🗖 13 28 RD5/PSP5 OSC2/CLKOUT 🔫 RD4/PSP4 27 🗖 🚽 14 RC0/T1OSO/T1CKI 🛥 L 15 26 🗖 🚽 RC7/RX/DT RC1/T1OSI/CCP2 🛶 RC6/TX/CK ► 16 25 🗖 🗲 RC2/CCP1 🗲 RC5/SDO Г 17 24 RC3/SCK/SCL -RC4/SDI/SDA 18 23 🗆 🔫 RD0/PSP0 🖛 L 19 RD3/PSP3 22 RD1/PSP1 🛥 20 21 BD2/PSP2

PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F8XX

Pin Name	During Programming				
Pin Name	Function	Pin Type	Pin Description		
RB3	PGM	I	Low voltage ICSP programming input if configuration bit equals 1		
RB6	CLOCK	I	Clock input		
RB7	DATA	I/O	Data input/output		
MCLR	VTEST MODE	P*	Program Mode Select		
Vdd	Vdd	Р	Power Supply		
Vss	Vss	Р	Ground		

Legend: I = Input, O = Output, P = Power

*In the PIC16F8XX, the programming high voltage is internally generated. To activate the programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

In-circuit Serial Programming (ICSP) is a trademark of Microchip Technology Inc.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode as described in Section 2.3.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory. (See Figure 2-1).


2.2 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000 : 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 4.0.





2.3 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). In this mode, the state of the RB3 pin does not effect programming. Low-voltage ICSP programming mode is entered by applying VDD to MCLR and raising RB3 from VIL to VDD. Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note:	The OSC must not have 72 osc clocks
	while the device MCLR is between VIL and
	Vінн.

The sequence that enters the device into the programming/verify mode places all other logic into the reset state (the MCLR pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

A device reset will clear the PC and set the address to 0. The "increment address" command will increment the PC. The "load configuration" command will se the PC to 0x2000. The available commands are shown in Table 2-1.

2.3.1 LOW-VOLTAGE ICSP PROGRAMMING MODE

When LVP bit is set to '1', the low-voltage ICSP programming entry is enabled. Since the LVP configuration bit allows low voltage ICSP programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is '1', RB3 is dedicated to low voltage ICSP programming. Bring MCLR to VDD and then RB3 to VDD to enter programming mode. All other specifications for high-voltage ICSP[™] apply.

To disable low voltage ICSP mode, the LVP bit must be programmed to '0'. This must be done while entered with high voltage entry mode (LVP bit= 1). RB3 is now a general purpose I/O pin.

2.3.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first.

Therefore, during a read operation the LSB will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.3.2.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).


2.3.2.2 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.


Command		Mapping (MSB LSB)					Data
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0
Load Data for Program Memory	Х	Х	0	0	1	0	0, data (14), 0
Read Data from Program Memory	Х	Х	0	1	0	0	0, data (14), 0
Increment Address	Х	Х	0	1	1	0	
Begin Erase Programming Cycle	0	0	1	0	0	0	
Begin Programming Only Cycle	0	1	1	0	0	0	
Load Data for Data Memory	Х	х	0	0	1	1	0, data (14), 0
Read Data from Data Memory	Х	х	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	Х	х	1	0	0	1	
Bulk Erase Data Memory	Х	Х	1	0	1	1	

TABLE 2-1: COMMAND MAPPING FOR PIC16F84A/PIC16F877









2.3.2.3 LOAD DATA FOR DATA MEMORY

After receiving this command, the chip will load in a 14bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus only the first 8-bits of data after the start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains 64 words. Only the lower 8-bits of the PC are decoded by the data memory, and therefore if the PC is greater than 0x3F, it will wrap around and address a location within the physically implemented memory. If the device is code protected, the data is read as all zeros.

2.3.2.4 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.3.2.5 READ DATA FROM DATA MEMORY

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8bits wide, and therefore, only the first 8-bits that are output are actual data.

2.3.2.6 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.3.2.7 BEGIN ERASE/PROGRAM CYCLE

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.3.2.8 BEGIN PROGRAMMING

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

2.3.2.9 BULK ERASE PROGRAM MEMORY

After this command is performed, the next program command will erase the entire program memory.

To perform a bulk erase of the program memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase Program Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

If the address is pointing to the test program memory (0x2000 - 0x200F), then both the user memory and the test memory will be erased. The configuration word will not be erased, even if the address is pointing to location 0x2007.

Note:	If the device is code-protected, the BULK
	ERASE command will not work.

2.3.2.10 BULK ERASE DATA MEMORY

To perform a bulk erase of the data memory, the following sequence must be performed.

- 1. Do a "Load Data All 1's" command.
- 2. Do a "Bulk Erase Data Memory" command.
- 3. Do a "Begin Programming" command.
- 4. Wait 10 ms to complete bulk erase.

Note: All BULK ERASE operations must take place at 4.5 to 5.5 VDD range.

2.4 <u>Programming Algorithm Requires</u> Variable VDD

The PIC16F8XX uses an intelligent algorithm. The algorithm calls for program verification at VDDmin. as well as VDDmax. Verification at VDDmin. guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (See Table 5-1).

VDDP = VCC range required during programming.

VDDmin. = minimum operating VDD spec for the part.

VDDmax.= maximum operating VDD spec for the part.

Programmers must verify the PIC16F8XX at its specified VDD max. and VDDmin levels. Since Microchip may introduce future versions of the PIC16F8XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note:	Any programmer not meeting these	•								
	requirements may only be classified as	;								
	"prototype" or "development" programme									
	but not a "production" quality programmer.									

3.0 CONFIGURATION WORD

The PIC16F8XX has several configuration bits. These bits can be set (reads '0') or left unchanged (reads '1') to select various device configurations.

3.1 Device ID Word

The device ID word for the PIC16F8XX is located at 2006h.

TABLE 3-1: DEVICE ID VALUE

Device	Device ID Value						
Device	Dev	Rev					
PIC16F870	00 1101 000	x xxxx					
PIC16F871	00 1101 001	x xxxx					
PIC16F872	00 1000 111	x xxxx					
PIC16F873	00 1001 011	x xxxx					
PIC16F874	00 1001 001	x xxxx					
PIC16F876	00 1001 111	x xxxx					
PIC16F877	00 1001 101	x xxxx					

FIGURE 3-1: CONFIGURATION WORD FOR PIC16F873/874/876/877

CP1 C	P0 RESV	-	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0	Register:	CONFIG
bit13						1						bit0	Address	2007h
bit 13-12														
bit 11:	Reserved							(0)						
bit 5-4:	CP1:CP0:		Progran	n Memo	ory Co	de Protec	ction bit	ts ⁽²⁾						
	4K Devic		otootior	off										
	11 = Code protection off 10 = not supported													
	01 = not supported													
	00 = 0	000h t	o 0FFFł	n code	protect	ed								
	8K Devi													
			protect											
					•									
			o 1FFFl o 1FFFl		•									
bit 11:	Reserved				•									
bit 10:	Unimplem	nented	: Read a	as '1'										
bit 9:	WRT: Flas													
	1 = Unpro 0 = Unpro													
bit 8:	CPD: Data						willen			Unition				
	1 = Code													
	0 = Data E	E men	nory coo	de prote	ected									
bit 7:	LVP: Low	voltage	e progra	mming	Enable	e bit								
	1 = RB3/P									ed				
	0 = RB3 is	-					ed for p	orogran	nming					
bit 6:	BODEN: E			et Enab	ole bit (1)								
	1 = BOR e 0 = BOR c													
					(1	`								
bit 3:	PWRTE : F 1 = PWRT			r Enabl	e bit 🗥)								
	0 = PWRT													
bit 2:	WDTE: Wa			Enable	hit									
DIL Z.	1 = WDT e		-		, DII									
	0 = WDT d													
bit 1-0:	FOSC1:F	OSCO:	Oscillat	or Sele	ction b	its								
	11 = RC o	scillato	or											
	10 = HS o													
	01 = XT o 00 = LP o													
		somato	I											
Note 1:	Enabling E	Brown-o	out Rese	et autor	natical	ly enable	s Powe	er-up T	imer (PV	VRT) re	gardles	s of the	value of bit F	WRTE.
-	Ensure the		•			-								
2:	All of the C	CP1:CF	'0 pairs	nave to	be giv	ven the s	ame va	lue to	enable th	ne code	protec	tion sche	eme listed.	

FIGURE 3-2: CONFIGURATION WORD FOR PIC16F870/871/872

CP1	CP0	RESV	-	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0	Register:	CONFIG
bit13													bit0	Address	2007h
bit 13-	bit 13-12:														
bit 5-4	bit 5-4: CP1:CP0: Flash Program Memory Code Protection bits ⁽²⁾														
		11 = C	ode pi	rotectio	on off										
	10 = not supported														
	01 = not supported														
	00 = 0000h to 07FFh code protected														
bit 11:															
bit 10:		•				luite E.									
bit 9:		RT: Flas	0				be writte	on to b		NI contr					
							/ not be v								
bit 8:		D: Data						villen		LOONC	ontroi				
511 0.		Code			50001	0100110									
		Data E			de prote	ected									
bit 7:	LV	P: Low	voltage	progra	mming	Enable	e bit								
			•				ow voltag	e prog	rammir	ng enable	ed				
	0 =	RB3 is	digital	I/O, HV	on MC	LR mu	ist be use	ed for p	orogran	nming					
bit 6:	во	DEN: E	Brown-c	out Res	et Enab	le bit ⁽	1)								
	1 =	BOR e	enabled												
	0 =	BOR d	lisablec	ł											
bit 3:	PW	RTE: F	Power-u	ıp Time	r Enabl	e bit (1)								
	1 =	PWRT	disable	ed											
	0 =	PWRT	enable	ed											
bit 2:	WE	DTE: Wa	atchdog	g Timer	Enable	bit									
	1 =	WDT e	enabled	I											
	0 =	WDT o	disabled	ł											
bit 1-(D: FO	SC1:F	OSCO:	Oscillat	or Sele	ction b	its								
	11	= RC o	scillato	r											
		= HS o													
		= XT or													
	00	= LP os	scillator												
Note	1: En:	ablino F	Brown-c	out Rese	et autor	natical	lv enable	s Powe	er-up T	imer (PV	/RT) re	ardles	s of the	value of bit \overline{F}	WRTE.
		•					anytime		•	•	,	32.2.00	2 00		
				•								protect	tion sche	eme listed.	

4.0 CODE PROTECTION

For PIC16F8XX devices, once code protection is enabled, all program memory locations read all 0's. The ID locations and the configuration word read out in an unscrambled fashion. Further programming is disabled for the entire program memory as well as data memory. It is possible to program the ID locations and the configuration word.

4.1 Disabling Code-Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (code protect bit = 1) using this procedure; however, **all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised.** Procedure to disable code protect:

- a) Execute load configuration (with a '1' in bit 13-4, code protect).
- b) Increment to configuration word location (0x2007)
- c) Execute command (000001)
- d) Execute command (000111)
- e) Execute 'Begin Programming' (001000)
- f) Wait 12 ms
- g) Execute command (000001)
- h) Execute command (000111)

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F8XX, the EEPROM data memory should also be embedded in the hex file (see Section 5.1).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

4.3 CHECKSUM COMPUTATION

4.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F8XX memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F8XX. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F8XX devices is shown in Table 4-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the check-sum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

		COMPUTATION		
Device	Code Protect	Checksum*	Blank"V alue	0x25E6 at 0 and max address
PIC16F870	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F871	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F872	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F873	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F874	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F876	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C
PIC16F877	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C

TABLE 4-1: CHECKSUM COMPUTATION

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

5.1 Embedding Data EEPROM Contents in Hex File


The programmer should be able to read data EEPROM information from a hex file and conversely (as an option) write data EEPROM contents to a hex file along with program memory information and fuse information.

The 256 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.


TABLE 5-1:AC/DC CHARACTERISTICSTIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions (unless otherwise stated)Operating Temperature: $0^{\circ}C \le TA \le +70^{\circ}C$ Operating Voltage: $4.5V \le VDD \le 5.5V$							
Characteristics	Sym	Min	Тур	Мах	Units	Conditions/Comments	
General					•		
VDD level for word operations, program memory	VDD	2.0		5.5	V		
VDD level for word operations, data memory	VDD	2.0		5.5	v		
VDD level for bulk erase/write operations, program and data memory	VDD	4.5		5.5	v		
High voltage on MCLR for high-voltage programming entry	VIHH	VDD + 3.5		13.5	v		
Voltage on MCLR for low-voltage programming entry	Vін	4.5		5.5	V		
MCLR rise time (VSS to VHH) for test mode entry	tVHHR			1.0	μs		
(RB6, RB7) input high level	VIH1	0.8VDD			V	Schmitt Trigger input	
(RB6, RB7) input low level	VIL1	0.2VDD			V	Schmitt Trigger input	
RB<7:4> setup time before MCLR↑ (test mode selection pattern setup time)	tset0	100			ns		
RB<7:4> hold time after $\overline{\text{MCLR}}$ (test mode selection pattern setup time)	thld0	5			μs		
Serial Program/Verify							
Data in setup time before ${\sf clock} \downarrow$	tset1	100			ns		
Data in hold time after ${\sf clock} \downarrow$	thld1	100			ns		
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			μs		
Delay between clock↓ to clock↑ of next command or data	tdly2	1.0			μs		
Clock [↑] to data out valid (during read data)	tdly3	80			ns		
Erase cycle time	tera		2	5	ms		
Programming cycle time	tprog		2	5	ms		





























PIC16F8XX

NOTES:



SECTION 4 APPLICATION NOTES

IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™) OF CALIBRATION PARAMETERS	
USING A PICmicro [®] MICROCONTROLLER	-1





In-Circuit Serial ProgrammingTM (ICSPTM) of Calibration Parameters Using a PICmicro[®] Microcontroller

Author: John Day Microchip Technology Inc.


INTRODUCTION

Many embedded control applications, where sensor offsets, slopes and configuration information are measured and stored, require a calibration step. Traditionally, potentiometers or Serial EEPROM devices are used to set up and store this calibration information. This application note will show how to construct a programming jig that will receive calibration parameters from the application mid-range PICmicro[®] microcontrollers (MCU) and program this information into the application baseline PICmicro MCU using the In-Circuit Serial Programming (ICSP) protocol. This method uses the PIC16CXXX In-Circuit Serial Programming algorithm of the 14-bit core microcontrollers.

FIGURE 1:

PROGRAMMING FIXTURE

A programming fixture is needed to assist with the self programming operation. This is typically a small reusable module that plugs into the application PCB being calibrated. Only five pin connections are needed and this programming fixture can draw its power from the application PCB to simplify the connections.



Electrical Interface

There are a total of five electrical connections needed between the application PIC16CXXX microcontroller and the programming jig:

- MCLR/VPP High voltage pin used to place application PIC16CXXX into programming mode
- VDD +5 volt power supply connection to the application PIC16CXXX
- Vss Ground power supply connection to the application PIC16CXXX
- **RB6** PORTB, bit6 connection to application PIC16CXXX used to clock programming data
- **RB7** PORTB, bit7 connection to application PIC16CXXX used to send programming data

This programming jig is intended to grab power from the application power supply through the VDD connection. The programming jig will require 100 mA of peak current during programming. The application will need to set RB6 and RB7 as inputs, which means external devices cannot drive these lines. The calibration data will be sent to the programming jig by the application PIC16CXXX through RB6 and RB7. The programming jig will later use these lines to clock the calibration data into the application PIC16CXXX.

Programming Issues

The PIC16CXXX programming specification suggests verification of program memory at both Maximum and Minimum VDD for each device. This is done to ensure proper programming margins and to detect (and reject) any improperly programmed devices. All production quality programmers vary VDD from VDDmin to VDDmax after programming and verify the device under each of these conditions.

Since both the application voltage and it's tolerances are known, it is not necessary to verify the PIC16CXXX calibration parameters at the device VDDmax and VDDmin. It is only necessary to verify at the application power supply Max and Min voltages. This application note shows the nominal (+5V) verification routine and hardware. If the power supply is a regulated +5V, this is adequate and no additional hardware or software is needed. If the application power supply is not regulated (such as a battery powered or poorly regulated system) it is important to complete a VDDmin and VDDmax verification cycle following the +5V verification cycle. See programming specifications for more details on VDD verification procedures.

- PIC16C5X Programming Specifications -DS30190
- PIC16C55X Programming Specifications -DS30261
- PIC16C6X/7X/9XX Programming Specifications -DS30228
- PIC16C84 Programming Specifications -DS30189

Note: The designer must consider environmental conditions, voltage ranges, and aging issues when determining VDD min/max verification levels. Please refer to the programming specification for the application device.

The calibration programming and initial verification MUST occur at +5V. If the application is intended to run at lower (or higher voltages), a second verification pass must be added where those voltages are applied to VDD and the device is verified.

Communication Format (Application Microcontroller to Programming Jig)


Unused program memory, in the application PIC16CXXX, is left unprogrammed as all 1s; therefore the unprogrammed program memory for the calibration look-up table would contain 3FFF (hex). This is interpreted as an "ADDLW FF". The application microcontroller simply needs one "RETLW FF" instruction at the end of the space allocated in program memory for the calibration parameter look-up table. When the application microcontroller is powered up, it will receive a "FFh" for each calibration parameter that is looked up; therefore, it can detect that it is uncalibrated and jump to the calibration code.

Once the calibration constants are calculated by the application PICmicro MCU, they need to be communicated to the (PIC16C58A based) programming jig. This

is accomplished through the RB6 and RB7 lines. The format is a simple synchronous clock and data format as shown in Figure 2.

A pull-down on the clock line is used to hold it low. The application microcontroller needs to send the high and low bytes of the target start address of the calibration constants to the calibration jig. Next, the data bytes are sent followed by a checksum of the entire data transfer as shown in Figure 1.

Once the data transfer is complete, the checksum is verified by the programming jig and the data printed at 9600 baud, 8-bits, no parity, 1 stop bit through RB3. A connection to this pin is optional. Next the programming jig applies +13V, programs and verifies the application PIC16CXXX calibration parameters.



LED Operation

When the programming jig is waiting for communication from the application PICmicro MCU, both LEDs are OFF. Once a valid data stream is received (with at least one calibration byte and a correct checksum) the WORK LED is lit while the calibration parameters are printed through the optional RB3 port. Next, the DONE LED is lit to indicate that these parameters are being programmed and verified by the programming jig. Once the programming is finished, the WORK LED is extinguished and the DONE LED remains lit. If any parameters fail programming, the DONE LED is extinguished; therefore both LEDs would remain off.




FIGURE 3: ISP CALIBRATION JIG PROGRAMMER SCHEMATIC

Code Protection

Selection of the code protection configuration bits on PIC16CXXX microcontrollers prevents further programming of the program memory array. This would prevent writing self calibration parameters if the device is code protected prior to calibration. There are two ways to address this issue:

- Do not code protect the device when programming it with the programmer. Add additional code (See the PIC16C6X/7X programming Spec) to the ISPPRGM.ASM to program the code protection bit after complete verification of the calibration parameters
- 2. Only code protect 1/2 or 3/4 of the program memory with the programmer. Place the calibration constants into the unprotected part of program memory.

Software Routines

There are two source code files needed for this application note:

1. ISPTEST.ASM (Appendix A) Contains the source code for the application PIC16CXXX, sets up the calibration look-up table and implements the communication protocol to the programming jig.

2. ISPPRGM.ASM (Appendix B) Source code for a PIC16C58A to implement the programming jig. This waits for and receives the calibration parameters from

the application PIC16CXXX, places it into programming mode and programs/verifies each calibration word.

CONCLUSION

Typically, calibration information about a system is stored in EEPROM. For calibration data that does not change over time, the In-circuit Serial Programming capability of the PIC16CXXX devices provide a simple, cost effective solution to an external EEPROM. This method not only decreases the cost of a design, but also reduces the complexity and possible failure points of the application.

TABLE 1: PARTS LIST FOR PIC16CXXX ISP CALIBRATION JIG

Bill of Material	
------------------	--

Item	Quantity	Reference	Part
1	2	C1,C2	15 pF
2	1	C3	620 pF
3	1	C4	0.1 mF
4	2	C5,C6	220 mF
5	2	D1,D2	LED
6	1	E1	PIC16C58
7	1	E2	LM78S40
8	1	J1	CON5
9	1	L1	270 mH
10	2	Q1,Q2	2N2222
11	2	Q3,Q4	2N2907
12	5	R1,R2,R3,R4,R15	1k
13	4	R5,R6,R12,R14	10k
14	2	R7,R8	270
15	1	R9	180
16	1	R10	23.7k
17	1	R11	2.49k
18	1	R13	2.2k
19	1	Y1	4.0 MHz

APPENDIX A:

MPASM 01.40.01	l Inter	nediate ISPPRGM.ASM 3-31-1997 10:57:03	PAGE 1
LOC OBJECT CC VALUE	ODE	LINE SOURCE TEXT	
		; Filename: ISPPRGM.ASM ; ************************************	**
	00003	; * Author: John Day	*
		; * Sr. Field Applications Engineer	
		; * Microchip Technology	*
		; * Revision: 1.0 ; * Date August 25, 1995	*
		; * Part: PIC16C58	*
		; * Compiled using MPASM V1.40	*
		; *************************************	**
	00011	; * Include files:	*
	00012		*
		; *************************************	
		; * Fuses: OSC: XT (4.0 Mhz xtal)	*
		; * WDT: OFF ; * CP: OFF	*
	00018	; " CF: OFF	
		*******	*****
	00018	; This program is intended to be used as a sel	f programmer
	00019	; to store calibration constants into a lookup	table
	00020	; within the main system processor. A 4 Mhz c	rystal
		; is needed and an optional 9600 baud seiral p	ort will
		; display the parameters to be programmed.	
	00023	; ************************************	* * * * * * * * * * * * * * * * * * * *
	,	; * Program Memory:	*
		; * Words - communication with test jig	*
	00026	; * 17 Words - calibration look-up table (1	6 bytes of data) *
	00027	; * 13 Words - Test Code to generate Calibr	ation Constants *
		; * RAM memory:	*
		; * 64 Bytes - Store up to 64 bytes of cali	
	00030	; * 9 Bytes - Store 9 bytes of temp variab	ites (reused)
		, ************************************	* * * * * * * * * * * * * * * * * * * *
	, 00032		
	00033	list p=16C58A	
	00034	include <p16c5x.inc></p16c5x.inc>	
	00001	LIST	
		; P16C5X.INC Standard Hdr File, Version 3.30 M	licrochip Technology, Inc.
OFFF OFF9	00224 00035	LIST CONFIG CP OFF& WDT OFF& XT OSC	
0111 0119	00036		
	00037	; *********	
		; * Port A (RA0-RA4) bit definitions *	
		; *************************************	
		; No PORT A pins are used in this design	
	00041	; ******	
		; * Port B (RB0-RB7) bit definitions *	
		<pre></pre>	
0000006		, ISPCLOCK EQU 6 ; Clock line for ISP and	parameter comm
0000007	00046	ISPDATA EQU 7 ; Data line for ISP and	parameter comm
0000005		VPPON EQU 5 ; Apply +13V VPP voltage	
0000004		GNDON EQU 4 ; Apply +0V (gnd) voltag	
00000003		SEROUT EQU 3 ; Optional RS-232 TX out	-
00000002 00000001		DONELEDEQU 2; Turns on LED when doneWORKLEDEQU 1; On during programming,	1 1 5
00000001	00051	; RB0 is not used in thi	
	00053	,	

```
00055 ; * RAM register definition:
           00056 ; * 07h - 0Fh - used for internal counters, vars *
           00057 ; * 10h - 7Fh - 64 bytes for cal param storage *
           00059 ; ***
           00060 ; *** The following VARS are used during ISP programming:
           00061 ; ***
00000007
           00062 HTADDR
                             EQU 07h ; High address of CAL params to be stored
                            EQU 08h ; Low address of CAL params to be stored
00000008 00063 LOADDR
        00064 HIDATA
00000007
                            EQU 07h ; High byte of data to be sent via ISP
        00065 LODATA
                            EQU 08h ; Low byte of data to be sent via ISP
00000008
                            EQU 09h ; High byte of data received via ISP
00000009
          00066 HIBYTE
A000000A
           00067 LOBYTE
                             EQU 0Ah ; Low byte of data received via ISP
0000000B
           00068 PULSECNT
                             EQU 0Bh ; Number of times PIC has been pulse programmed
                            EQU 0Ch ; TEMP var used in counters
000000C
          00069 TEMPCOUNT
           00070 TEMP
                             EQU 0Dh ; TEMP var used throughout program
000000D
           00071 ; ***
           00072 ; *** The following VARS are used to receive and store CAL params:
           00073 ; ***
00000007
           00074 COUNT
                             EQU 07h ; Counter var used to receive cal params
00000008
           00075 TEMP1
                             EQU 08h ; TEMP var used for RS-232 comm
0000009
          JUTAL
I'IMEHIGH
JU079 TIMELOW
00080 ADDRPTR
00081 BYTECOTPT
00082
           00076 DATAREG
                             EQU 09h ; Data register used for RS-232 comm
A000000A
                             EQU 0Ah ; Running total of checksum (addr + data)
000000B
                             EQU OBh ; Count how long CLOCK line is high
                            EQU 0Ch ; Count how long CLOCK line is low
0000000C
0000000E
                            EQU 0Eh ; Pointer to next byte of CAL storage
0000000F
                            EOU 0Fh ; Number of CAL bytes received
           00084 ; * Various constants used in program *
           00000001
           00087 DATISPINEQU b'10000001'; tris settings for ISP data in00088 CMDISPCNTEQU 6; Number of bits for ISP command
00000081
00000006
                                            ; Number of bits for ISP command
        00089 STARTCALBYTE EQU 10h
                                            ; Address in RAM where CAL byte data stored
00000010
0000000700090 VFYYESEQU PA2; Flag bit enables verification (STATUS)0000000600091 CMDISPINCRADDR EQU b'00000110'; ISP Pattern to increment address
00000008 00092 CMDISPPGMSTART EQU b'00001000' ; ISP Pattern to start programming
0000000E 00093 CMDISPPGMEND EQU b'00001110' ; ISP Pattern to end programming
00000002
           00094 CMDISPLOAD EQU b'00000010' ; ISP Pattern to load data for program
           00095 CMDISPREAD EQU b'00000100' ; ISP Pattern to read data for verify
00000004
0000034
           00096 UPPER6BITS
                            EQU 034h
                                            ; Upper 6 bits for retlw instruction
           00097
           00099 ; * delaybit macro
           00100 ; * Delays for 104 uS (at 4 Mhz clock)*
           00101 ; * for 9600 baud communications
           00102 ; * RAM used:
                                   COUNT
           00104 delaybit macro
           00105
                   local dlylabels
           00106 ; 9600 baud, 8 bit, no parity, 104 us per bit, 52 uS per half bit
           00107 ; (8) shift/usage + (2) setup + (1) nop + (3 * 31) literal = (104) 4Mhz
                                      ; place 31 decimal literal into count
           00108
                  movlw .31
                   movwf COUNT
                                        ; Initialize COUNT with loop count
           00109
           00110
                  nop
                                         ; Add one cycle delay
           00111 dlylabels
           00112 decfsz COUNT,F
                                       ; Decrement count until done
           00113
                    goto dlylabels
                                        ; Not done delaying - go back!
                                         ; Done with Macro
           00114
                    ENDM
           00115
           00117 ; * addrtofsr macro
           00118 ; * Converts logical, continuous address 10h-4Fh *
           00119 ; * to FSR address as follows for access to (4)
```

00120 ; * banks of file registers in PIC16C58: 00121 ; * Logical Address FSR Value 00122 ; * 10h-1Fh 10h-1Fh 00123 ; * 20h-2Fh 30h-3Fh 00124 ; * 30h-3Fh 50h-5Fh 00125 ; * 40h-4Fh 70h-7Fh 00126 ; * Variable Passed: Logical Address 00127 ; * RAM used: FSR 00128 ; * W 00130 addrtofsr macro TESTADDR 00131 movlw STARTCALBYTE ; Place base address into W ; Offset by STARTCALBYTE subwf TESTADDR,w 00132 ; Place into FSR 00133 movwf FSR movwf FSR btfsc FSR,5 00134 ; Shift bits 4,5 to 5,6 bsf 00135 FSR,6 FSR,5 bcf 00136 00137 btfsc FSR,4 00138 bsf FSR,5 00139 bsf FSR,4 00140 endm 00141 00142 00144 ; * The PC starts at the END of memory * ORG 07FF 00146 7FFh Message[306]: Crossing page boundary -- ensure page bits are set. 07FF 0A00 00147 goto start 00148 00150 ; * Start of CAL param read routine 0000 00152 ORG 0h 0000 00153 start A000 0000 00154 movlw b'00001010' ; Serial OFF, LEDS OFF, VPP OFF 00155 movwf PORTB 0001 0026 ; Place "0" into port b latch register 0002 0CC1 00156 movlw b'11000001' ; RB7;:RB6, RB0 set to inputs 0003 0006 00157 tris PORTB ; Move to tris registers 00158 clrw 0004 0040 ; Place 0 into W ; Place all ZERO into latch 0005 0065 00159 clrf PORTA ; Make all pins outputs to be safe.. ; TEST ONLY-RESET PIC-NOT NEEDED IN REAL DESIGN! 0006 0005 00160 tris PORTA PORTB, GNDON 0007 0586 00161 bsf 0008 00162 clearram 00163 movlw 010h 0008 0C10 ; Place start of buffer into W 0009 0027 00164 movwf COUNT ; Use count for RAM pointer A000 00165 loopclrram 00166 addrtofsr COUNT ; Set up FSR 000A 0C10 M movlw STARTCALBYTE ; Place base address into W 000B 0087 M subwf COUNT,w ; Offset by STARTCALBYTE ; Place into FSR M movwf FSR 000C 0024 М 000D 06A4 btfsc FSR,5 ; Shift bits 4,5 to 5,6 000E 05C4 М bsf FSR,6 М bcf 000F 04A4 FSR,5 М btfsc FSR,4 0010 0684 0011 05A4 М bsf FSR.5 0012 0584 М bsf FSR,4 0013 0060 00167 ; Clear buffer value clrf INDF 0014 02A7 00168 incf COUNT,F ; Move to next reg 0015 0C50 00169 movlw 050h ; Move end of buffer addr to W 0016 0087 00170 subwf COUNT,W ; Check if at last MEM 0017 0743 00171 btfss STATUS,Z ; Skip when at end of counter 0018 0A0A 00172 goto loopclrram ; go back to next location 0019 0486 00173 bcf PORTB, GNDON ; TEST ONLY-LET IT GO-NOT NEEDED IN REAL DESIGN! 00174 calget 001A 001A 006A 00175 clrf CSUMTOTAL ; Clear checksum total byte

001B 0069 00176 clrf DATAREG ; Clear out data receive register 001C 0C10 00177 movlw STARTCALBYTE ; Place RAM start address of first cal byte 001D 002E 00178 movwf ADDRPTR ; Place this into ADDRPTR 001E 00179 waitclockpulse 001E 07C6 PORTB, ISPCLOCK ; Wait for CLOCK high pulse - skip when high 00180 btfss 001F 0A1E 00181 goto waitclockpulse ; CLOCK is low - go back and wait! 0020 00182 loopcal 0020 0C08 ; Place 8 into W (8 bits/byte) 00183 movlw . 8 0021 0027 00184 movwf COUNT ; set up counter register to count bits 0022 00185 loopsendcal 0022 006B 00186 clrf TIMEHIGH ; Clear timeout counter for high pulse 0023 0060 00187 TIMELOW ; Clear timeout counter for low pulse clrf 0024 00188 waitclkhi 0024 06C6 00189 btfsc PORTB, ISPCLOCK ; Wait for CLOCK high - skip if it is low 0025 0A29 00190 qoto waitclklo ; Jump to wait for CLOCK low state decfsz TIMEHIGH,F 0026 02EB 00191 ; Decrement counter - skip if timeout 0027 0A24 ; Jump back and wait for CLOCK high again 00192 goto waitclkhi 0028 0A47 00193 ; Timed out waiting for high - check data! qoto timeout 0029 00194 waitclklo 0029 07C6 00195 PORTB, ISPCLOCK ; Wait for CLOCK low - skip if it is high btfss 002A 0A2E 00196 goto clockok ; Got a high to low pulse - jump to clockok decfsz TIMELOW,F 002B 02EC 00197 ; Decrement counter - skip if timeout ; Jump back and wait for CLOCK low again 002C 0A29 00198 waitclklo qoto 002D 0A47 00199 goto timeout ; Timed out waiting for low - check data! 002E 00200 clockok 002E 0C08 00201 movlw .8 ; Place initial count value into W 002F 0087 00202 subwf COUNT . W ; Subtract from count, place into W 0030 0743 00203 ; Skip if we are at count 8 (first value) btfss STATUS, Z 0031 0A34 00204 qoto skipcsumadd ; Skip checksum add if any other count value 0032 0209 00205 movf DATAREG,W ; Place last byte received into W CSUMTOTAL, F 0033 01EA 00206 addwf ; Add to checksum 0034 00207 skipcsumadd 0034 0503 00208 bsf STATUS, C ; Assume data bit is high ; Skip if the data bit was high 0035 07E6 00209 btfss PORTB, ISPDATA 0036 0403 00210 bcf STATUS, C ; Set data bit to low 0037 0369 rlf ; Rotate next bit into DATAREG 00211 DATAREG, F 0038 02E7 00212 decfsz COUNT.F ; Skip after 8 bits 0039 0A22 00213 goto loopsendcal ; Jump back and send next bit 00214 addrtofsr ADDRPTR ; Convert pointer address to FSR 003A 0C10 М movlw STARTCALBYTE ; Place base address into W ; Offset by STARTCALBYTE 003B 008E М subwf ADDRPTR, w 003C 0024 М movwf FSR ; Place into FSR 003D 06A4 М btfsc FSR,5 ; Shift bits 4,5 to 5,6 003E 05C4 Μ bsf FSR,6 003F 04A4 М bcf FSR,5 0040 0684 М btfsc FSR,4 0041 05A4 bsf М FSR,5 0042 0584 М bsf FSR,4 0043 0209 00215 DATAREG,W ; Place received byte into W movf 0044 0020 00216 movwf INDF ; Move recv'd byte into CAL buffer location 0045 02AE 00217 incf ADDRPTR, F ; Move to the next cal byte 0046 0A20 00218 ; Go back for next byte qoto loopcal 0047 00219 timeout 0047 OC14 00220 movlw STARTCALBYTE+4 ; check if we received (4) params 0048 008E 00221 subwf ADDRPTR,W ; Move current address pointer to W 0049 0703 00222 btfss STATUS.C ; Skip if we have at least (4) 004A 0A93 00223 goto sendnoise ; not enough params - print and RESET! 004B 0200 ; Move received checksum into W 00224 movf INDF,W 004C 00AA 00225 subwf CSUMTOTAL, F ; Subtract received Checksum from calc'd checksum 004D 0743 btfss STATUS,Z ; Skip if CSUM OK 00226 sendcsumbad 004E 0A9F 00227 qoto ; Checksum bad - print and RESET! 004F 00228 csumok 004F 0426 00229 bcf PORTB, WORKLED ; Turn on WORK LED 0050 0C10 00230 movlw STARTCALBYTE ; Place start pointer into W 0051 008E ; Subtract from current address 00231 subwf ADDRPTR,W 0052 002F 00232 movwf BYTECOUNT ; Place into number of bytes into BYTECOUNT

0053	002B	00233	movwf	TIMEHIGH	;	Т
	0C10	00234	movlw	STARTCALBYTE	;	
	002E	00235	movwf	ADDRPTR	;	S
0056			loopprintnu			
0050	0.01.0	00237		sr ADDRPTR	;	_
	0C10	M			;	
	008E	M	subwf	ADDRPTR, w		0
	0024	M	movwf	FSR		P
	06A4	M		FSR,5	;	S
	05C4 04A4	M M	bcf	FSR,6		
	04A4 0684	M	btfsc	FSR,5 FSR,4		
	05A4	M	bsf	FSR,4 FSR,5		
	0584	M	bsf	FSR,4		
	0380	00238	swapf	INDF,W		Ρ
	OEOF	00239	andlw	0Fh	;	-
	002D	00239	movwf	TEMP		P
	OCOA	00241	movlw	.10	;	_
	00AD	00242	subwf	TEMP,F	;	
	0603	00243	btfsc	STATUS,C	;	-
	0A6D	00244	goto	printhiletter		G
0066			printhinumb	-	,	
	0380	00246	-	INDF,W	;	Ρ
0067	OEOF	00247	-	0Fh	;	-
0068	002D	00248	movwf	TEMP	;	
0069	0C30	00249	movlw	`0 <i>'</i>		Ρ
006A	01CD	00250	addwf	TEMP,w		А
006B	09AE	00251	call	putchar	;	-
006C	0A73	00252	goto	printlo	;	J
006D		00253	printhilett	er		
006D	0380	00254	swapf	INDF,W	;	Ρ
006E	OEOF	00255	andlw	0Fh	;	S
006F	002D	00256	movwf	TEMP	;	Ρ
0070	0C37	00257	movlw	`A'10	;	Ρ
0071	01CD	00258	addwf	TEMP,w	;	А
0072	09AE	00259	call	putchar	;	s
0073		00260	printlo			
	0200	00261		INDF,W	;	Ρ
	OEOF	00262	andlw	0Fh	;	
	002D	00263	movwf	TEMP	;	
	OCOA	00264		.10	;	
	00AD	00265	subwf	TEMP,F	;	
	0603	00266	btfsc	STATUS, C	;	
	0A81	00267	goto	printloletter	;	G
007A			printlonumb			
	0200	00269 00270		INDF,W		P S
	0E0F			0Fh TEMD		
	002D 0C30	00271 00272		TEMP `O'		P P
	01CD	00272		TEMP,w		A
	01CD 09AE	00275	call	putchar		s
	0A87	00274	goto	-	;	
0081	0110 /		printlolett	-	,	J
	0200	00277	-	INDF,W	;	Ρ
	OEOF	00278		0Fh		S
	002D	00279		TEMP		Ρ
	0C37	00280	movlw	`A'10		Ρ
	01CD	00281	addwf			А
	09AE	00282		putchar		s
0087			printnext	-	,	
	0C7C	00284	-	N 7	;	Ρ
	09AE	00285		putchar		S
0089	028E	00286	incf	ADDRPTR,W		G
008A	OEOF	00287	andlw	0Fh	;	_
008B	0643	00288	btfsc	STATUS, Z	;	S

TEMP store into timehigh reg Place start address into W Set up address pointer Set up FSR Place base address into W Offset by STARTCALBYTE Place into FSR Shift bits 4,5 to 5,6 Place received char into W Strip off upper digits Place into TEMP Place .10 into W Subtract 10 from TEMP Skip if TEMP is less than 9 Greater than 9 - print letter instead Place received char into W Strip off upper digits Place into TEMP Place ASCII `0' into W Add to TEMP, place into W Send out char Jump to print next char Place received char into W Strip off upper digits Place into TEMP Place ASCII `A' into W Add to TEMP, place into W send out char Place received char into W Strip off upper digits Place into TEMP Place .10 into W Subtract 10 from TEMP Skip if TEMP is less than 9 Greater than 9 - print letter instead Place received char into W Strip off upper digits Place into TEMP Place ASCII `0' into W Add to TEMP, place into W send out char jump to print next char Place received char into W Strip off upper digits Place into TEMP Place ASCII `A' into W Add to TEMP, place into W send out char Place ASCII `|' into W Send out character Go to next buffer value And with F Skip if this is NOT multiple of 16

008C 09A9	00289 c	all printcrlf	; Print CR and LF every 16 chars
008D 02AE	00290 i	.ncf ADDRPTR,F	; go to next address
008E 02EF	00291 d	lecfsz BYTECOUNT	,F ; Skip after last byte
008F 0A56	00292 g	joto loopprinti	nums ; Go back and print next char
0090 09A9	00293 c	all printcrlf	; Print CR and LF
0091 05A3	00294 b	sf STATUS, PA) ; Set page bit to page 1
Message[306]	: Crossing pag	ge boundary en:	sure page bits are set.
0092 0A6B	00295 g	joto programpa:	rtisp ; Go to program part through ISP
0093	00296 sendn	noise	
0093 0C4E	00297 m	novlw 'N'	; Place `N' into W
0094 09AE	00298 c	all putchar	; Send char in W to terminal
0095 0C4F	00299 m	ovlw `O'	; Place `O' into W
0096 09AE	00300 c	all putchar	; Send char in W to terminal
0097 0C49	00301 m	vovlw `I'	; Place `I' into W
0098 09AE	00302 c	all putchar	; Send char in W to terminal
0099 0C53	00303 m	ovlw `S'	; Place `S' into W
009A 09AE	00304 c	all putchar	; Send char in W to terminal
009B 0C45	00305 m	ovlw `E'	; Place `E' into W
009C 09AE	00306 c	all putchar	; Send char in W to terminal
009D 09A9	00307 c	all printcrlf	; Print CR and LF
009E 0A1A	00308 g	oto calget	; RESET!
009F	00309 sendo	sumbad	
009F 0C43	00310 m	novlw 'C'	; Place `C' into W
00A0 09AE	00311 c	all putchar	; Send char in W to terminal
00A1 0C53	00312 m	novlw `S'	; Place `S' into W
00A2 09AE	00313 c	all putchar	; Send char in W to terminal
00A3 0C55	00314 m	ovlw `U'	; Place `U' into W
00A4 09AE	00315 c	all putchar	; Send char in W to terminal
00A5 0C4D	00316 m	novlw `M'	; Place `M' into W
00A6 09AE	00317 c	all putchar	; Send char in W to terminal
00A7 09A9	00318 c	all printcrlf	; Print CR and LF
00A8 0A1A		oto calget	; RESET!
	-	_	
	00320		
		****	****

	00321 ; *** 00322 ; * p	printcrlf	
	00321 ; *** 00322 ; * p 00323 ; * s	orintcrlf Sends char .13 (Ca	* arrage Return) and *
	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c	orintcrlf Sends char .13 (Ca	* arrage Return) and * ed) to RS-232 port *
	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c	orintcrlf Gends char .13 (Ca Shar .10 (Line Fea	* arrage Return) and * ed) to RS-232 port *
	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; *	orintcrlf Gends char .13 (Ca Char .10 (Line Fea oy calling putcha: RAM used: W	* arrage Return) and * ed) to RS-232 port * r. *
00A9	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; *	orintcrlf Sends char .13 (Ca Shar .10 (Line Fea oy calling putcha: RAM used: W	* arrage Return) and * ed) to RS-232 port * r. * *
00A9 00A9 0C0D	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print	orintcrlf Sends char .13 (Ca Shar .10 (Line Fea oy calling putcha: RAM used: W	* arrage Return) and * ed) to RS-232 port * r. * *
	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m	orintcrlf Sends char .13 (Ca Shar .10 (Line Fea oy calling putcha: RAM used: W Stattatatatatatatatatatatatatatatatatat	* arrage Return) and * ed) to RS-232 port * r. * * *******************
00A9 0C0D 00AA 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c	orintcrlf Gends char .13 (Ca char .10 (Line Fea oy calling putcha: RAM used: W RAM used: W crlf corlf covlw .13 call putchar	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m	orintcrlf Gends char .13 (Ca char .10 (Line Fea oy calling putcha: RAM used: W carta corlf novlw .13 call putchar	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D 00AA 09AE 00AB 0C0A	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c	orintcrlf Gends char .13 (Ca char .10 (Line Fea oy calling putcha: RAM used: W cartine corlf covlw .13 call putchar covlw .10	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c	orintcrlf Gends char .13 (Ca char .10 (Line Fea oy calling putcha: RAM used: W carting putchar corlf covlw .13 call putchar covlw .10 call putchar	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r	orintcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r	orintcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0	* arrage Return) and * ed) to RS-232 port * r. * * ******************************
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00333 r 00334 00335 ; ***	orintcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0	<pre>* arrage Return) and * ed) to RS-232 port * r. * * ******************************</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00333 r 00334 00335 ; ***	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 call putchar cetlw 0 call putchar cetlw 0	<pre>* arrage Return) and * ed) to RS-232 port * r. * * ******************************</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00338 ; * b	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 call putchar cetlw 0 call putchar cetlw 0	<pre>* arrage Return) and * ed) to RS-232 port * r. * * ******************************</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00338 ; * b	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carlf putchar putchar print out the cha: by toggling the da	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00333 r 00334 c 00336 ; * p 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putchar RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 call putchar putchar Print out the char by toggling the da putput pin in soft RAM used: W,1	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00333 r 00334 c 00336 ; * p 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carlf putchar Print out the cha: by toggling the da putput pin in soft RAM used: W,1 contextextextextextextextextextextextextext	<pre> * * arrage Return) and * ed) to RS-232 port * r. * * * ****************************</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 ; ***	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carlf putchar Print out the cha: by toggling the da putput pin in soft RAM used: W,1 contextextextextextextextextextextextextext	<pre> * * arrage Return) and * ed) to RS-232 port * r. * * * ****************************</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00335 ; *** 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; *	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carlf putchar Print out the cha: by toggling the da putput pin in soft RAM used: W,1 car	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 m 00344 m	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putcha: RAM used: W carling putchar corlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carnt out the cha: by toggling the da putput pin in soft RAM used: W,1 carna novwf DATAREG	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AB 0800	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00341 ; *** 00341 m 00343 m 00345 m	printcrlf Gends char .13 (Ca char .10 (Line Fea by calling putchar RAM used: W states the states of the states corlf novlw .13 call putchar novlw .10 call putchar cetlw 0 call putchar cetlw 0 coutchar Print out the char by toggling the da putput pin in soft RAM used: W,1 car novwf DATAREG novlw 09h novwf TEMP1	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00337 ; * F 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 m 00345 m 00346 b	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putchar RAM used: W tertstates the states of the states corlf novlw .13 call putchar novlw .10 call putchar cetlw 0 certstates of the char by toggling the da butput pin in soft RAM used: W,1 tertstates of the states novwf DATAREG novlw 09h novwf TEMP1 ocf STATUS,C	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AE 0029 00AF 0C09 00B0 0028 00B1 0403	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00337 ; * F 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 ; ***	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putchar RAM used: W terter and the second corlf novlw .13 call putchar novlw .10 call putchar cetlw 0 certer and the char by toggling the da butput pin in soft RAM used: W,1 terter and the char boutput DATAREG novwf DATAREG novwf TEMP1 bocf STATUS,C goto putloop1	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AB 0029 00AF 0C09 00B0 0028 00B1 0403 00B2 0AB4 00B3	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 ; *** 00342 putch 00343 m 00345 m 00346 b 00347 g 00348 putch	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putcha: RAM used: W carling putchar corlf novlw .13 call putchar novlw .10 call putchar cetlw 0 carter putchar Print out the cha: by toggling the da putput pin in soft RAM used: W,1 car novwf DATAREG novlw 09h novwf TEMP1 pof STATUS,C goto putloop1 pop	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AB 0029 00AF 0C09 00BF 0C09 00B1 0403 00B2 0AB4 00B3 0329	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00331 m 00332 c 00333 r 00334 c 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00341 ; *** 00342 putch 00343 m 00345 m 00346 b 00347 g 00348 putch 00349 r	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putchar RAM used: W territory .13 call putchar novlw .10 call putchar cetlw 0 certine out the char by toggling the da butput pin in soft RAM used: W,1 certine OATAREG novwf DATAREG novwf TEMP1 ocf STATUS,C goto putloop1 cop cerf DATAREG,F	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AE 0029 00AF 0C09 00BF 0C09 00B0 0028 00B1 0403 00B2 0AB4 00B3 0329 00B4	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00336 ; * p 00337 ; * F 00338 ; * c 00340 ; * 00341 ; *** 00341 ; *** 00342 putch 00343 m 00344 m 00345 m 00346 b 00347 g 00348 putch 00349 r 00350 putch	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putchar RAM used: W territory .13 call putchar novlw .10 call putchar cetlw 0 certine out the char by toggling the da butput pin in soft RAM used: W,1 certine OATAREG novwf DATAREG novwf TEMP1 ocf STATUS,C goto putloop1 cop crf DATAREG,F cop1	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AB 029 00AF 0C09 00AF 0C09 00B0 0028 00B1 0403 00B2 0AB4 00B3 0329 00B4 0703	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00339 ; * c 00340 ; * 00341 ; *** 00342 putch 00343 m 00344 m 00345 m 00346 b 00347 g 00348 putlc 00349 r 00350 putlc 00351 b	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putcha: RAM used: W carter of the second call putchar novlw .13 call putchar retlw 0 call putchar retlw 0 call putchar Print out the cha: by toggling the da putput pin in soft RAM used: W,1 carter of the second covf DATAREG novlw 09h novwf TEMP1 of STATUS,C pop1 crf DATAREG,F pop1	<pre>* * * * * * * * * * * * * * * * * * *</pre>
00A9 0C0D 00AA 09AE 00AB 0C0A 00AC 09AE 00AD 0800 00AD 0800 00AE 0029 00AF 0C09 00BF 0C09 00B0 0028 00B1 0403 00B2 0AB4 00B3 0329 00B4	00321 ; *** 00322 ; * p 00323 ; * S 00324 ; * c 00325 ; * b 00326 ; * 00327 ; *** 00328 print 00329 m 00330 c 00331 m 00332 c 00333 r 00334 00335 ; *** 00336 ; * p 00337 ; * F 00338 ; * b 00339 ; * c 00340 ; * 00340 ; * 00341 ; *** 00342 putch 00343 m 00344 m 00345 m 00345 m 00346 b 00347 g 00348 putch 00347 g 00348 putch 00349 r 00350 putch	printcrlf Gends char .13 (Ca char .10 (Line Fee by calling putchar RAM used: W territory .13 call putchar novlw .10 call putchar cetlw 0 certine out the char by toggling the da butput pin in soft RAM used: W,1 certine OATAREG novwf DATAREG novwf TEMP1 ocf STATUS,C goto putloop1 cop crf DATAREG,F cop1	<pre>* * * * * * * * * * * * * * * * * * *</pre>

00B7 0566	00354	bsf PORTB, SEROUT	; Set RS-232 serial output bit
0067 0300	00354	delaybit	; Delay for one bit time
0000	M	local dlylabels	,
	М	=	arity, 104 us per bit, 52 uS per half bit
	М	; (8) shift/usage + (2) s	setup + (1) nop + (3 * 31) literal = (104) 4Mhz
00B8 0C1F	М	movlw .31	; place 31 decimal literal into count
00B9 0027	М	movwf COUNT	; Initialize COUNT with loop count
00BA 0000	M	nop	; Add one cycle delay
00BB	-	labels	Desugnation with the second
00BB 02E7 00BC 0ABB	M M	decfsz COUNT,F goto dlylabels	; Decrement count until done ; Not done delaying - go back!
00BC 0ABB 00BD 02E8	00356	decfsz TEMP1,F	; Decrement bit counter, skip when done!
00BE 0AB3	00357	goto putloop	; Jump back and send next bit
00BF 0566	00358	bsf PORTB, SEROUT	; Send out stop bit
	00359	delaybit	; delay for stop bit
0000	М	local dlylabels	
	М		arity, 104 us per bit, 52 uS per half bit
	M	_	setup + (1) nop + (3 * 31) literal = (104) 4Mhz
00C0 0C1F 00C1 0027	M	movlw .31 movwf COUNT	; place 31 decimal literal into count
00C1 0027	M M	nop	; Initialize COUNT with loop count ; Add one cycle delay
00C3		labels	, Add one cycle deldy
00C3 02E7	M	decfsz COUNT,F	; Decrement count until done
00C4 0AC3	М	goto dlylabels	; Not done delaying - go back!
00C5 0800	00360	retlw 0	; Done - RETURN
	00361		

	-	ISP routines from PICSTA	
		Originially written by J	to fictoesk code by boint bay

0200	00367	ORG 200	; ISP routines stored on page 1
	00368		
	00369 ; *	* * * * * * * * * * * * * * * * * * * *	**********
		poweroffisp	*
	00371 ; *	Power off application PIC	C - turn off VPP and reset device after \star
	00371 ; * 00372 ; *	Power off application PIC programming pass is compl	C - turn off VPP and reset device after \star
0200	00371 ; * 00372 ; *	Power off application PIC programming pass is compl ******	C - turn off VPP and reset device after * .ete *
0200 0200 04A6	00371 ; * 00372 ; * 00373 ; *	Power off application PIC programming pass is compl ******	C - turn off VPP and reset device after * tete * tete * tete tete tete tete tete tete
0200 04A6 0201 0586	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376	Power off application PIC programming pass is compl ************************************	C - turn off VPP and reset device after * .ete * **********************************
0200 04A6 0201 0586 0202 0CC1	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377	Power off application PIC programming pass is compl ************************************	C - turn off VPP and reset device after * .ete * **********************************
0200 04A6 0201 0586 0202 0CC1 0203 0006	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378	Power off application PIC programming pass is compl ************************************	C - turn off VPP and reset device after * .ete * **********************************
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .* .* .* .* .* .* .* .* .* .* .* .* .*</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * * * * * * * * * * * * * * * * * * *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * * * * * ; Turn off VPP 13 volts ; Apply 0 V to MCLR to reset PIC ; RB6,7 set to inputs ; Move to tris registers Allow MCLR to go back to 5 volts, deassert reset</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * * * * * * * * * * * * * * * * * * *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; *	Power off application PIC programming pass is compl ************************************	<pre>c - turn off VPP and reset device after * .ete * .ete * .furn off VPP 13 volts .furn off VPP 13 volts .furn off VPP 13 volts .furn off volts to reset PIC .furn off volts registers .llow MCLR to go back to 5 volts, deassert reset .furn off WORK LED .furn off WORK LED .furn so return! .</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .iter * .</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .ite * .ite</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 powr 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .ete *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00387 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .ite * .ite</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526	00371 ; * 00372 ; * 00373 ; * 00374 powr 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .ete *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800	00371 ; * 00372 ; * 00373 ; * 00374 pow 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00387 ; * 00388 ; *	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00389 tes 00390	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itematication off VPP 13 volts ; Apply 0 V to MCLR to reset PIC ; RB6,7 set to inputs ; Move to tris registers Allow MCLR to go back to 5 volts, deassert reset ; Turn off WORK LED ; Done so return!</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0207 0208 0207 0C08 0208 0026 0209 04A6 020A 0586	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00389 tes 00390 00391 00392 00393	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00391 00392 00393 00394	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative statement of the st</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete *</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006 020D 0206	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395 00396	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative interview inte</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006 020D 0206 020E 002D	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395 00396 00397	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative state into W .ft off VPP 13 volts .ft off volts to set PIC .ft off volts registers .llow MCLR to go back to 5 volts, deassert reset .ft off WORK LED .ft off WORK LED .ft off WORK LED .ft off volts to test modeft off volts to test modeft off volts to MCLR .ft off volts to TEMP .ft off volts to TEMP</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006 020D 0206 020E 002D 020F 048D	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395 00396 00397 00398	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative state into W ; Turn off VPP 13 volts ; Apply 0 V to MCLR to reset PIC ; RB6,7 set to inputs ; Move to tris registers Allow MCLR to go back to 5 volts, deassert reset ; Turn off WORK LED ; Done so return!</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006 020D 0206 020E 002D	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395 00396 00397	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative state into W .ft off VPP 13 volts .ft off volts to reset PIC .ft off volts registers .llow MCLR to go back to 5 volts, deassert reset .ft off WORK LED .ft off WORK LED .ft off WORK LED .ft off volts to test modeft off volts to test modeft off volts to MCLR .ft off volts to TEMP .ft off volts to TEM</pre>
0200 04A6 0201 0586 0202 0CC1 0203 0006 0204 0486 0205 0526 0206 0800 0206 0800 0207 0C08 0207 0C08 0208 0026 0209 04A6 020A 0586 020B 0C01 020C 0006 020D 0206 020E 002D 020F 048D 0210 05AD	00371 ; * 00372 ; * 00373 ; * 00374 pown 00375 00376 00377 00378 00379 00380 00381 00382 00383 ; * 00384 ; * 00385 ; * 00386 ; * 00387 ; * 00388 ; * 00388 ; * 00389 tes 00390 00391 00392 00393 00394 00395 00396 00397 00398 00399	Power off application PIC programming pass is compl ************************************	<pre>2 - turn off VPP and reset device after * .ete * .ete * .itemative state to the state into W ; Serial OFF, LEDS OFF, VPP OFF ; Place *0" into port b latch register ; Turn off VPP just in case! ; Apply 0 volts to MCLR ; RB6,7 set to outputs ; Move to tris registers ; Place PORT B state into W ; Move state to TEMP ; Turn off MCLR GND ; Turn on VPP voltage</pre>

0213 0546	00402 bsf P	ORTB,DONELED	; Turn ON GREEN LED
0214 0800	00403 retlw 0		; Done so return!
	00404		
	00405 ; *********	*****	**********
	00406 ; * p16cispou	t	*
	00407 ; * Send 14-b	it data word to	application PIC for writing this data *
	00408 ; * to it's p		
	00409 ; * HIBYTE (6	5 1	
	00410 ; * RAM u	-	W, HIBYTE (inputs), LOBYTE (inputs) *
	•	,	***************************************
0215	00412 Pl6cispout		
0215 0C0E	-	14	; Place 14 into W for bit counter
0215 0C01		EMP	; Use TEMP as bit counter
0210 002D 0217 04C6		ORTB, ISPCLOCK	; Clear CLOCK line
0217 04C0 0218 04E6		-	; Clear DATA line
		ORTB, ISPDATA	
0219 0C01		ATISPOUT ORTB	; Place tris value for data output
021A 0006			; Set tris latch as data output
021B 04E6		ORTB, ISPDATA	; Send a start bit (0)
021C 05C6		ORTB, ISPCLOCK	; Set CLOCK output
021D 04C6		ORTB, ISPCLOCK	; Clear CLOCK output (clock start bit)
021E	00422 P16cispoutloop		
021E 0403		TATUS,C	; Clear carry bit to start clean
021F 04E6		ORTB, ISPDATA	; Clear DATA bit to start (assume 0)
0220 0329		IBYTE,F	; Rotate HIBYTE output
0221 032A	00426 rrf L	OBYTE,F	; Rotate LOBYTE output
0222 0603	00427 btfsc S	TATUS,C	; Skip if data bit is zero
0223 05E6	00428 bsf P	ORTB,ISPDATA	; Set DATA line to send a one
0224 05C6	00429 bsf P	ORTB, ISPCLOCK	; Set CLOCK output
0225 04C6	00430 bcf P	ORTB, ISPCLOCK	; Clear CLOCK output (clock bit)
0226 02ED	00431 decfsz T	EMP,F	; Decrement bit counter, skip when done
0227 0A1E	00432 goto P	16cispoutloop	; Jump back and send next bit
0228 04E6	00433 bcf P	ORTB,ISPDATA	; Send a stop bit (0)
0229 05C6	00434 bsf P	ORTB, ISPCLOCK	; Set CLOCK output
022A 04C6	00435 bcf P	ORTB, ISPCLOCK	; Clear CLOCK output (clock stop bit)
022B 0800	00436 retlw 0		; Done so return!
	00437		
	00438 ; *********	*****	**********
	00439 ; * p16cispin		*
	00440 ; * Receive 1-	4-bit data word	from application PIC for reading this *
	00441 ; * data from	it's program me	emory. The data received is stored in *
	00442 ; * both HIBY	TE (6 MSBs only)	and LOBYTE. *
	00443 ; * RAM u	sed: TEMP,	W, HIBYTE (output), LOBYTE (output) *
	00444 ; *********	*****	***************************************
022C	00445 P16cispin		
022C 0C0E	00446 movlw .	14	; Place 14 data bit count value into W
022D 002D		EMP	; Init TEMP and use for bit counter
022E 0069		IBYTE	; Clear recieved HIBYTE register
022F 006A		OBYTE	; Clear recieved LOBYTE register
0230 0403		TATUS, C	; Clear carry bit to start clean
0231 04C6		ORTB, ISPCLOCK	; Clear CLOCK output
0232 04E6		ORTB, ISPDATA	; Clear DATA output
0233 0C81		ATISPIN	; Place tris value for data input into W
0234 0006		ORTB	; Set up tris latch for data input
0235 0506		ORTB, ISPCLOCK	; Send a single clock to start things going
0235 05C8 0236 04C6			
0238 0408	00456 bcf P 00457 P16cispinloop	ORTB, ISPCLOCK	; Clear CLOCK to start receive
			; Set CLOCK bit
0237 05C6		ORTB, ISPCLOCK	
0238 0000	00459 nop		; Wait one cycle
0239 0403		TATUS, C	; Clear carry bit, assume 0 read
023A 06E6		ORTB, ISPDATA	; Check the data, skip if it was zero
023B 0503		TATUS, C	; Set carry bit if data was one
023C 0329		IBYTE,F	; Move recevied bit into HIBYTE
023D 032A		OBYTE,F	; Update LOBYTE
023E 04C6		ORTB, ISPCLOCK	; Clear CLOCK line
023F 0000	00466 nop		; Wait one cycle
0240 0000	00467 nop		; Wait one cycle

0241	02ED	00468	decfsz	TEMP,F	;	Decrement bit counter, skip when zero
0242	0A37	00469	goto	Pl6cispinloop	;	Jump back and receive next bit
0243	05C6	00470	bsf	PORTB, ISPCLOCK	;	Clock a stop bit (0)
0244	0000	00471	nop		;	Wait one cycle
0245	04C6	00472	bcf	PORTB, ISPCLOCK	;	Clear CLOCK to send bit
0246		00473	nop			Wait one cycle
0247		00474	bcf	STATUS, C		Clear carry bit
0248		00475	rrf	HIBYTE,F		Update HIBYTE with the data
0249		00476	rrf	LOBYTE, F		Update LOBYTE
024A		00477	bcf	STATUS,C		Clear carry bit
024B		00478	rrf	HIBYTE,F		Update HIBYTE with the data
024C		00479	rrf	LOBYTE,F		Update LOBYTE with the data
024D		00480	bcf	PORTB, ISPCLOCK		Clear CLOCK line
024E		00481	bcf	PORTB, ISPDATA		Clear DATA line
024F		00482	movlw	DATISPOUT		Place tris value for data output into W
0250		00483	tris	PORTB		Set tris to data output
0251	0800	00484 00485	retlw 0		;	Done so RETURN!
			*******	*****	**	*****
					~ ^	*
		00487 ; *		-	nn	lication PIC. The command is sent *
						tored in LOBYTE for shifting. *
		00490 ; *		used: LOBYTE, W, TE		*
		,				*********
0252		00492 com				
0252	0024	00493	movwf	LOBYTE		Place command into LOBYTE
0252		00494	movlw	CMDISPCNT		Place number of command bits into W
0254		00495	movwf	TEMP		Use TEMP as command bit counter
0255		00496	bcf	PORTB, ISPDATA		Clear DATA line
0256		00497	bcf	PORTB, ISPCLOCK		Clear CLOCK line
0257		00498	movlw	DATISPOUT		Place tris value for data output into W
0258	0006	00499	tris	PORTB		Set tris to data output
0259		00500 P16	cispcmmd	outloop		-
0259	0403	00501	bcf	STATUS, C	;	Clear carry bit to start clean
025A	04E6	00502	bcf	PORTB, ISPDATA	;	Clear the DATA line to start
025B	032A	00503	rrf	LOBYTE, F	;	Update carry with next CMD bit to send
025C	0603	00504	btfsc	STATUS, C	;	Skip if bit is supposed to be 0
025D	05E6	00505	bsf	PORTB, ISPDATA	;	Command bit was a one - set DATA to one
025E	05C6	00506	bsf	PORTB, ISPCLOCK	;	Set CLOCK line to clock the data
025F	0000	00507	nop		;	Wait one cycle
0260	04C6	00508	bcf	PORTB, ISPCLOCK	;	Clear CLOCK line to clock data
0261	02ED	00509	decfsz	TEMP,F	;	Decement bit counter TEMP, skip when done
0262	0A59	00510	goto	Pl6cispcmmdoutloop	;	Jump back and send next cmd bit
0263		00511	nop			Wait one cycle
0264		00512	bcf	PORTB, ISPDATA		Clear DATA line
0265		00513	bcf	PORTB, ISPCLOCK		Clear CLOCK line
0266		00514	movlw	DATISPIN		Place tris value for data input into W
0267		00515	tris	PORTB		set as input to avoid any contention
0268		00516	nop			Wait one cycle
0269		00517	nop			Wait one cycle
026A	0800	00518	retlw 0		;	Done - return!
		00519			<u>.</u>	*****
					~ ~	
		00521 ; *			D.	eads data starting at STARTCALBYTE *
						ines to program and verify this *
				to the application P		
		00525 ; *				LODATA, HIDATA, FSR, LOBYTE, HIBYTE*
				-		**************************************
026B		00527 prog				
026B	0907	00528	call	testmodeisp	;	Place PIC into test/program mode
026C		00529	clrf	FSR		Point to bank 0
026D		00530	movf			r order address of data to be stored into W
026E		00531	movwf	HIADDR	-	place into counter
026F		00532	movf			wer order address byte of data to be stored
0270	0028	00533	movwf	LOADDR		place into counter

0271	00E8	00534	decf	LOADDR, F	;	Subtract one from loop constant
0272		00535	incf	HIADDR, F		Add one for loop constant
0273		00536 pro			,	
0273	0C06	00537	movlw	CMDISPINCRADDR	;	Increment address command load into W
0274	0952	00538	call	commandisp	-	Send command to PIC
0275		00539	decfsz	LOADDR, F	;	Decrement lower address
0276		00540	qoto	programsetptr		Go back again
0277		00541	decfsz	HIADDR, F		Decrement high address
0278		00542	goto	, programsetptr		Go back again
0279		00543	movlw	.3		Place start pointer into W, offset address
027A		00544	subwf	TIMEHIGH, W		Restore byte count into W
027B		00545	movwf	BYTECOUNT		Place into byte counter
027C		00546	movlw	STARTCALBYTE+2		Place start of REAL DATA address into W
027D		00547	movwf	ADDRPTR		Update pointer
027E		00548 pro			,	
027E	0C34	00549	movlw	UPPER6BITS	;	retlw instruction opcode placed into W
027F		00550	movwf	HIDATA		Set up upper bits of program word
0271	0027	00551		sr ADDRPTR		Set up FSR to point to next value
0280	0C10	M	movlw	STARTCALBYTE		Place base address into W
0281		M	subwf	ADDRPTR, w		Offset by STARTCALBYTE
0282		M	movwf	FSR		Place into FSR
0283		M	btfsc	FSR, 5		Shift bits 4,5 to 5,6
0283		M	bsf	FSR,6	'	SHILE DIES 4,5 CO 5,0
0285		M	bcf	FSR,5		
0286		M	btfsc	FSR,4		
0287		M	bsf	FSR,5		
0288		М	bsf	FSR,4		
0289		00552	movf	INDF,W		Place next cal param into W
028A		00553	movwf	LODATA	-	Move it out to LODATA
028B		00554	movf	LODATA,W	;	Place LODATA into LOBYTE
028C	002A	00555	movwf	LOBYTE	;	
028D	0207	00556	movf	HIDATA,W	;	Place HIDATA into HIBYTE
028E	0029	00557	movwf	HIBYTE	;	
028F	006B	00558	clrf	PULSECNT	;	Clear pulse counter
0290		00559 pgm	ispcntlo	qc		
0290	05E3	00560	bsf	STATUS, VFYYES	;	Set verify flag
0291	09B1	00561	call	pgmvfyisp	;	Program and verify this byte
0292	02AB	00562	incf	PULSECNT, F	;	Increment pulse counter
0293	0C19	00563	movlw	.25	;	Place 25 count into W
0294	008B	00564	subwf	PULSECNT,w	;	Subtract pulse count from 25
0295	0643	00565	btfsc	STATUS, Z	;	Skip if NOT 25 pulse counts
0296	0AA9	00566	goto	pgmispfail	;	Jump to program failed - only try 25 times
0297	0209	00567	movf	HIBYTE,w	;	Subtract programmed and read data
0298	0087	00568	subwf	HIDATA,w		
0299	0743	00569	btfss	STATUS, Z	;	Skip if programmed is OK
029A	0A90	00570	goto	pgmispcntloop	;	Miscompare - program it again!
029B	020A	00571	movf	LOBYTE, w		Subtract programmed and read data
029C	0088	00572	subwf	LODATA, w		
029D		00573	btfss	STATUS, Z	;	Skip if programmed is OK
029E		00574	goto	pgmispcntloop		Miscompare - program it again!
029F		00575	clrw	15		Clear W reg
02A0		00576	addwf	PULSECNT,W		now do 3 times overprogramming pulses
02A1		00577	addwf	PULSECNT,W	'	now do 5 cimes overprogramming purses
02A2		00578	addwf	PULSECNT,W		
02A2		00579	movwf	PULSECNT		Add 3X pulsecount to pulsecount
02A3	0028	00580 pgm		FOLSECNI	'	Add 5x pulsecount to pulsecount
	0152		-			Clear worlfy flag
02A4		00581	bcf	STATUS, VFYYES		Clear verify flag
02A5		00582	call	pgmvfyisp		Program this byte
02A6		00583	decfsz	PULSECNT, F		Decrement pulse counter, skip when done
02A7		00584	goto	pgmisp3X		Loop back and program again!
02A8	UAAA	00585	goto	prgnextbyte	;	Done - jump to program next byte!
02A9		00586 pgm	-			
02A9	0446	00587	bcf	PORTB, DONELED	;	Failure - clear green LED!
02AA		00588 prg	-			
02AA	0C06	00589	movlw	CMDISPINCRADDR	;	Increiment address command load into W
02AB	0952	00590	call	commandisp	;	Send command to PIC

02AC		00591	incf	ADDRPTR,F		Increment pointer to next address
02AD		00592	decfsz	BYTECOUNT, F		See if we sent last byte
02AE	0A7E	00593	goto	programisploop		Jump back and send next byte
02AF	0900	00594	call	poweroffisp	;	Done - power off PIC and reset it!
02B0		00595 sel	f			
02B0	0AB0	00596	goto	self	;	Done with programming - wait here!
		00597				
		00598				
		00599				
					**	*********
		00601 ; *		-		*
			-			in program memory on the *
		-		tion PIC. The data	to	be programmed is in HIDATA and *
		00604 ; *				*
		00605 ; *		-		HIDATA, LODATA, TEMP *
				* * * * * * * * * * * * * * * * * * * *	**	* * * * * * * * * * * * * * * * * * * *
02B1		00607 pgm				
02B1		00608 loa	-			
02B1	0C02	00609	movlw	CMDISPLOAD		Place load data command into W
02B2		00610	call	commandisp		Send load data command to PIC
02B3	0000	00611	nop			Wait one cycle
02B4	0000	00612	nop			Wait one cycle
02B5	0000	00613	nop			Wait one cycle
02B6		00614	movf	LODATA, w		Place LODATA byte into W
	002A	00615	movwf	LOBYTE		Move it to LOBYTE reg
02B8	0207	00616	movf	HIDATA, w		Place HIDATA byte into W
02B9		00617	movwf	HIBYTE		Move it to HIBYTE reg
02BA	0915	00618	call	P16cispout	;	Send data to PIC
02BB		00619	movlw	CMDISPPGMSTART		Place start programming command into W
02BC	0952	00620	call	commandisp	;	Send start programming command to PIC
02BD		00621 del	ay100us			
02BD		00622	movlw	.32		Place 32 into W
02BE		00623	nop			Wait one cycle
02BF	002D	00624	movwf	TEMP	;	Move it to TEMP for delay counter
02C0		00625 loo				
02C0		00626	decfsz	TEMP,F		Decrement TEMP, skip when delay done
02C1		00627	goto	loopprgm		Jump back and loop delay
02C2		00628	movlw	CMDISPPGMEND		Place stop programming command into W
02C3		00629	call	commandisp		Send end programming command to PIC
02C4		00630	btfss	STATUS, VFYYES ;		kip if we are supposed to verify this time
02C5		00631	retlw O			Done - return!
02C6	0000	00632	nop		;	Wait one cycle
02C7		00633 rea	-			
02C7		00634	movlw	CMDISPREAD		Place read data command into W
02C8		00635	call	commandisp		Send read data command to PIC
	092C	00636	call	Pl6cispin		Read programmed data
02CA	0800	00637	retlw O		;	Done - return!
		00638	END			

MEMORY USAGE MAP ('X' = Used, '-' = Unused)

All other memory blocks unused.

Program Memory Words Used: 402 Program Memory Words Free: 1646

Errors : 0 Warnings : 0 reported, 0 suppressed Messages : 2 reported, 0 suppressed

APPENDIX B:

MPASM 01.40.01 Intern	ediate ISPTEST.ASM 3-31-1997 10:55:57 PAGE 1
LOC OBJECT CODE	LINE SOURCE TEXT
VALUE	
	; Filename: ISPTEST.ASM ; *******
	; * Author: John Day *
00004	-
	; * Microchip Technology *
00006	; * Revision: 1.0 *
	; * Date August 25, 1995 *
	; * Part: PIC16CXX *
	; * Compiled using MPASM V1.40 * ; **********************************
	; * Include files: *
00012	
00013	; *************************************
00014	; * Fuses: OSC: XT (4.0 Mhz xtal) *
00015	
00016	
00017	; ^
	' * This program is intended to be used as a code example to *
	; * show how to comunicate with a manufacturing test jig that *
00021	; * allows this PIC16CXX device to self program. The RB6 and RB7 *
	; * lines of this PIC16CXX device are used to clock the data from *
	; * this device to the test jig (running ISPPRGM.ASM). Once the *
	; * PIC16C58 running ISPPRGM in the test jig receives the data, *
	<pre>; * it places this device in test mode and programs these parameters. * ; * The code with comments "TEST -" is used to create some fakecalibration *</pre>
	; * parameters that are first written to addresses STARTCALBYTE through *
	; * ENDCALBYTE and later used to call the self-programming algorithm. *
00029	; * Replace this code with your parameter calculation procedure, *
	; * placing each parameter into the STARTCALBYTE to ENDCALBYTE *
	; * file register addresses (16 are used in this example). The address *
	<pre>; * "lookuptable" is used by the main code later on for the final lookup * ; * table of calibration constants. 16 words are reserved for this lookup *</pre>
	: * table.
00035	; *************************************
00036	; * Program Memory: *
00037	
00038	
00039	_
00040	, And Henory.
00042	
	; *************************************
00044	
-	e format specified on command line.
00045	list p=16C71,f=inhx8m
00046 00001	include <p16c71.inc> LIST</p16c71.inc>
	; P16C71.INC Standard Header File, Version 1.00 Microchip Technology, Inc.
00142	LIST
2007 3FF1 00047	CONFIG _CP_OFF&_WDT_OFF&_XT_OSC&_PWRTE_OFF
00048	
	; ************************************
	; * Port A (RA0-RA4) bit definitions * ; **********************************
	; Port A is not used in this test program
00052	, = not about in this tobe program
	; *************************************

```
00055 ; * Port B (RB0-RB7) bit definitions *
             00057 #define CLOCK 6 ; clock line for ISP
             00058 #define
                            DATA 7 ; data line for ISP
             00059 ; Port pins RB0-5 are not used in this test program
             00060
             00062 ; * RAM register usage definition
             000000C
             00064 CSUMTOTAL EQU 0Ch ; Address for checksum var
                          EQU 0Dh ; Address for COUNT var
 0000000D
             00065 COUNT
 0000000E
             00066 DATAREG
                            EQU 0Eh ; Address for Data output register var
 000000F
             00067 COUNTDLY EQU OFh ; Address for clock delay counter
             00068
             00069 ; These two symbols are used for the start and end address
             00070 ; in RAM where the calibration bytes are stored. There are 16 bytes
             00071 ; to be stored in this example; however, you can increase or
             00072 ; decrease the number of bytes by changing the STARTCALBYTE or ENDCALBYTE
             00073 ; address values.
             00074
 00000010
             00075 STARTCALBYTE EQU 10h
                                        ; Address pointer for start CAL byte
             00076 ENDCALBYTE
                              EQU 2Fh
 0000002F
                                        ; Address pointer for end CAL byte
             00077
             00078 ; Table length of lookup table (number of CAL parameters to be stored)
             00079
             00080 CALTABLELENGTH EQU ENDCALBYTE - STARTCALBYTE + 1
 00000020
             00081
0000
             00082
                     ORG 0
             00084 ; * testcode routine
             00085 ; * TEST code - sets up RAM register with register address as data *
             00086 ; * Uses file register STARTCALBYTE through ENDCALBYTE to store the*
             00087 ; * calibration values that are to be programmed into the lookup
             00088 ; * table by the test jig running ISPPRGM.
             00089 ; * Customer would place calibration code here and make sure that *
             00090 ; * calibration constants start at address STARTCALBYTE
             0000
             00092 testcode
0000 3010
           00093 movlw STARTCALBYTE ; TEST -
0001 0084
           00094
                    movwf FSR
                                          ; TEST - Init FSR with start of RAM addres
0002
            00095 looptestram
0002 0804
            00096 movf FSR,W
                                          ; TEST - Place address into W
                   movwf INDF
incf FSR,F
                                          ; TEST - Place address into RAM data byte
0003 0080
            00097
          movfFSR,W; TEST - Place current address00100sublwENDCALBYTE+1; TEST - Subtract from end of RAM00101btfssSTATUS,Z; TEST - Skip if at END of00102GotoJ
                                          ; TEST - Move to next address
0004 0A84
0005 0804
0006 3C30
0007 1D03
           00102 goto looptestram ; TEST - Jump back and init next RAM byte
0008 2802
                                          ; TEST - Clear W
0009 0103
           00103 clrw
           00104 call lookuptable
                                          ; TEST - Get first CAL value from lookup table
000A 200F
                                         ; TEST - Check if lookup CAL table is blank
000B 3CFF
            00105
                    sublw 0FFh
                   btfsc STATUS,Z
                                         ; TEST - Skip if table is NOT blank
000C 1903
            00106
000D 2830
                                          ; TEST - Table blank - send out cal parameters
            00107
                      qoto
                            calsend
000E
             00108 mainloop
                           mainloop
000E 280E
            00109
                   goto
                                          ; TEST - Jump back to self since CAL is done
             00110
             00112 ; * lookuptable
             00113 ; * Calibration constants look-up table. This is where the CAL
             00114 ; * Constants will be stored via ISP protocol later. Note it is
             00115 ; * blank, since these values will be pogrammed by the test jig
             00116 ; * running ISPPRGM later.
             00117 ; *
                        Input Variable: W stores index for table lookup
                         Output Variable: W returns with the calibration constant
             00118 ; *
```

			programmed reads "FF" for all locations *

000F	00121 lookuptable		
000F 0782	00122 addwf	PCL,F	; Place the calibration constant table here!
	00123		
002F	00124 ORG	lookuptable + CA	
002F 34FF	00125 retlw 00126	0FFh	; Return FF at last location for a blank table
		* * * * * * * * * * * * * * * * * * *	******************
	00128 ; * calsen		*
			ta stored in locations STARTCALBYTE *
			AM to the programming jig using a serial*
		and data protocol	*
			STARTCALBYTE through ENDCALBYTE *
	00133 ; *******	* * * * * * * * * * * * * * * * * * * *	***************************************
0030	00134 calsend		
0030 018C	00135 clrf	CSUMTOTAL	; Clear CSUMTOTAL reg for delay counter
0031 018D	00136 clrf	COUNT	; Clear COUNT reg to delay counter
0032	00137 delayloop		; Delay for 100 mS to wait for prog jig wakeup
0032 0B8D		COUNT, F	; Decrement COUNT and skip when zero
0033 2832 0034 0B8C	00139 goto 00140 decfsz	delayloop CSUMTOTAL,F	; Go back and delay again ; Decrement CSUMTOTAL and skip when zero
0034 0880	00140 decisz 00141 goto	delayloop	; Go back and delay again
0035 2832	00141 g010 00142 clrf	PORTB	; Place "0" into port b latch register
0037 1683	00142 CIII 00143 bsf	STATUS, RPO	; Switch to bank 1
0038 303F	00144 movlw	b'00111111'	; RB6,7 set to outputs
			Ensure that bank bits are correct.
0039 0086	00145 movwf	TRISB	; Move to TRIS registers
003A 1283	00146 bcf	STATUS, RPO	; Switch to bank 0
003B 018C	00147 clrf	CSUMTOTAL	; Clear checksum total byte
003C 3001	00148 movlw	high lookuptable	e+1 ; place MSB of first addr of cal table into W
003D 204D	00149 call	sendcalbyte	; Send the high address out
003E 3010	00150 movlw	low lookuptable	+1 ; place LSB of first addr of cal table into W
003F 204D	00151 call	sendcalbyte	; Send low address out
0040 3010	00152 movlw	STARTCALBYTE	; Place RAM start address of first cal byte
0041 0084	00153 movwf	FSR	; Place this into FSR
0042	00154 loopcal 00155 movf		Dlaga data jata W
0042 0800 0043 204D	00155 movf 00156 call	INDF,W sendcalbyte	; Place data into W ; Send the byte out
0044 0A84	00150 call 00157 incf	FSR,F	; Move to the next cal byte
0045 0804	00158 movf	FSR,W	; Place byte address into W
0046 3C30	00159 sublw	ENDCALBYTE+1	; Set Z bit if we are at the end of CAL data
0047 1D03	00160 btfss	STATUS, Z	; Skip if we are done
0048 2842	00161 goto	loopcal	; Go back for next byte
0049 080C	00162 movf	CSUMTOTAL,W	; place checksum total into W
004A 204D	00163 call	sendcalbyte	; Send the checksum out
004B 0186	00164 clrf	PORTB	; clear out port pins
004C	00165 calsenddon		
004C 284C	00166 goto	calsenddone	; We are done - go home!
	00167		*****
	•		* * * * * * * * * * * * * * * * * * * *
	00169 ; * sendcal	-	ation data to the programming jig *
		-	ontains the byte to be sent *
	· · ·		**********
004D	00173 sendcalbyte		
004D 008E	00174 movwf	DATAREG	; Place send byte into data register
004E 078C	00175 addwf	CSUMTOTAL, F	; Update checksum total
004F 3008	00176 movlw	.8	; Place 8 into W
0050 008D	00177 movwf	COUNT	; set up counter register
0051	00178 loopsendca		
0051 1706	00179 bsf	PORTB, CLOCK	; Set clock line high
0052 205C	00180 call	delaysend	; Wait for test jig to synch up
0053 0D8E	00181 rlf	DATAREG, F	; Rotate to next bit
0054 1786	00182 bsf 00183 btfss	PORTB, DATA	; Assume data bit is high
0055 1C03	00183 btfss	STATUS, C	; Skip if the data bit was high

0056 1386	00184 bcf	PORTB, DATA	; Set data bit to low			
0057 1306	00185 bcf	PORTB, CLOCK	; Clear clock bit to clock data out			
0058 205C	00186 call	delaysend	; Wait for test jig to synch up			
0059 0B8D	00187 decfsz	COUNT, F	; Skip after 8 bits			
005A 2851	00188 goto	loopsendcal	; Jump back and send next bit			
005B 0008	00189 return		; We are done with this byte so return!			
	00190					
00191 ; **********************************						
	00192 ; * delaysend subroutine *					
	00193 ; * Delay for 50 ms to wait for the programming jig to synch up					
	00194 ; *******	*****	*****			
005C	00195 delaysend					
005C 3010	00196 movlw	10h	; Delay for 16 loops			
005D 008F	00197 movwf	COUNTDLY	; Use COUNTDLY as delay count variable			
005E	00198 loopdelaysend					
005E 0B8F	00199 decfsz	COUNTDLY, F	; Decrement COUNTDLY and skip when done			
005F 285E	00200 goto	loopdelaysend	; Jump back for more delay			
0060 0008	00201 return					
	00202 EN	D				
MEMORY USAGE	MAP (' $X' = Used$,	'-' = Unused)				
			X XXXXXXXXXXXXXXXXX			
2000 :	-X					
All other mem	ory blocks unused.					
Program Memory Words Used: 66						
Program Memory Words Free: 958						
Errors : 0						
Warnings : 1 reported, 0 suppressed						
Messages : 1 reported, 0 suppressed						



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924 Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02